National Semiconductor

DP8408A Dynamic RAM Controller/Driver

General Description

Dynamic memory system designs, which formerly required several support chips to drive the memory array, can now be implemented with a single IC ... the DP8408A Dynamic RAM Controller/Driver. The DP8408A is capable of driving all 16k and 64k Dynamic RAMs (DRAMs). Since the DP8408A is a one-chip solution (including capacitive-load drivers), it minimizes propagation delay skews, the major performance disadvantage of multiple-chip memory drive and control.

The DP8408A's 6 modes of operation offer a wide selection of DRAM control capabilities. Memory access may be controlled externally or on-chip automatically; an on-chip refresh counter makes refreshing less complicated.

The DP8408A is a 48-pin DRAM Controller/Driver with 8 multiplexed address outputs and control signals. It consists of two 8-bit address latches, an 8-bit refresh counter, and control logic. All output drivers are capable of driving 500 pF loads with propagation delays of 25 ns. The DP8408A timing parameters are specified driving the typical load capacitance of 88 DRAMs, including trace capacitance.

The DP8408A has 3 mode-control pins: M2, M1, and M0, where M2 is in general REFRESH. These 3 pins select 6 modes of operation. Inputs B1 and B0 in the memory access modes (M2 = 1), are select inputs which select one of four RAS outputs. During normal access, the 8 address outputs can be selected from the Row Address Latch or the Column Address Latch. During refresh, the 8-bit on-chip refresh counter is enabled onto the address bus and in this mode all RAS outputs are selected, while CAS is inhibited.

The DP8408A can drive up to 4 banks of DRAMs, with each bank comprised of 16k's, or 64k's. Control signal outputs RAS, CAS, and WE are provided with the same drive capability. Each RAS output drives one bank of DRAMs so that the four RAS outputs are used to select the banks, while CAS, WE, and the multiplexed addresses can be connected to all of the banks of DRAMs. This leaves the non-selected banks in the standby mode (less than one tenth of the operating power) with the data outputs in TRI-STATE®. Only the bank with its associated RAS low will be written to or read from.


Operational Features


- All DRAM drive functions on one chip—minimizes skew on outputs, maximizes AC performance
- On-chip capacitive-load drives (specified to drive up to 88 DRAMs)
- Drive directly all 16k and 64k DRAMs
- Capable of addressing 64k and 256k words
- Propagation delays of 25 ns typical at 500 pF load
- CAS goes low automatically after column addresses are valid if desired
- Auto Access mode provides RAS, Row to Column, select, then CAS automatically and fast
- WE follows WIN unconditionally—offering READ, WRITE or READ-MODIFY-WRITE cycles
- On-chip 8-bit refresh counter with selectable End-of-Count (127 or 255)
- End-of-Count indicated by RF I/O pin going low at 127 or 255
- Low input on RF I/O resets 8-bit refresh counter
- CAS inhibited during refresh cycle
- Fall-through latches on address inputs controlled by ADS
- TRI-STATE outputs allow multi-controller addressing of memory
- Control output signals go high-impedance logic "1" when disabled for memory sharing
- Power-up: counter reset, control signals high, address outputs TRI-STATE, and End-of-Count set to 127

Mode Features

- 6 modes of operation: 3 access, 1 refresh, and 2 set-up
- 2 externally controlled modes: 1 access (Mode 4) and 1 refresh (Modes 0, 1, 2)
- 2 auto-access modes $\overline{RAS} \rightarrow R/\overline{C} \rightarrow \overline{CAS}$ automatic, with t_{RAH} = 20 or 30 ns minimum (Modes 5, 6)
- Externally controlled All-RAS Access modes for memory initialization (Mode 3)
- End-of-Count value of Refresh Counter set by B1 and B0 (Mode 7)

DP8408A Interface Between System & DRAM Banks






1-5

Pin Definitions

V_{CC}, GND, GND—V_{CC} = 5V ±5%. The three supply pins have been assigned to the center of the package to reduce voltage drops, both DC and AC. There are also two ground pins to reduce the low level noise. The second ground pin is located two pins from V_{CC}, so that decoupling capacitors can be inserted directly next to these pins. It is important to adequately decouple this device, due to the high switching currents that will occur when all 8 address bits change in the same direction simultaneously. A recommended solution would be a 1 μ F multilayer ceramic capacitor in parallel with a low-voltage tantalum capacitor, both connected as close as possible to pins 36 and 38 to reduce lead inductance. See *Figure* below.



*Capacitor values should be chosen depending on the particular application.

R0-R7: Row Address Inputs.

C0-C7: Column Address Inputs.

Q0-Q7: Multiplexed Address Outputs—Selected from the Row Address Input Latch, the Column Address Input Latch, or the Refresh Counter.*

RASIN: Row Address Strobe Input—Enables selected RAS_n output when M2 (RFSH) is high, or all RAS_n outputs when RFSH is low.

R/C: Row/Column Select Input—Selects either the row or column address input latch onto the output bus.

CASIN: Column Address Strobe Input—Inhibits CAS output when high in Modes 4 and 3. In Mode 6 it can be used to prolong CAS output.

ADS: Address (Latch) Strobe Input—Row Address, Column Address, and Bank Select Latches are fall-through with ADS high; Latches on high-to-low transition.

CS: Chip Select Input—TRI-STATE the Address Outputs and puts the control signal into a high-impedance logic "1" state when high (except in Mode 0); enables all outputs when low.

M0, M1, M2: Mode Control Inputs—These 3 control pins determine the 6 major modes of operation of the DP8408A as depicted in Table I.

RF I/O—The I/O pin functions as a Reset Counter Input when set low from an external open-collector gate, or as a flag output. The flag goes active-low when M2 = 0 and the End-of-Count output is at 127 or 255 (see Table III).

WIN: Write Enable Input.

WE: Write Enable Output-Buffered output from WIN.*

CAS: Column Address Strobe Output—In Modes 5 and 6, CAS goes low following valid column address. In Modes 3 and 4, it transitions low after R/C goes low, or follows CASIN going low if R/C is already low. CAS is high during refresh.*

RAS 0-3: Row Address Strobe Outputs—Selects a memory bank decoded from B1 and B0 (see Table II), if RFSH is high. If RFSH is low, all banks are selected.*


B0, B1: Bank Select Inputs—Strobed by ADS. Decoded to enable one of the RAS outputs when RASIN goes low. Also used to define End-of-Count in Mode 7 (Table III).

*These outputs may need damping resistors to prevent overshoot, undershoot. See AN-305 "Precautions to Take When Driving Memories."

TABLE II. Memory Bank Decode

	Select by ADS)	Enabled RAS _n
B 1	BO	
0	0	RAS ₀
0	1	RAS ₁
1	0	RAS ₂
1	1	RAS ₃

Connection Diagram



Order Number DP8408AD, DP8408AN or DP8408AN-3 See NS Package Number D48A or N48A

Conditions for all Modes

INPUT ADDRESSING

The address block consists of a row-address latch, a columnaddress latch, and a resettable refresh counter. The address latches are fall-through when ADS is high and latch when ADS goes low. If the address bus contains valid addresses until after the valid address time, ADS can be permanently high. Otherwise ADS must go low while the addresses are still valid.

In normal memory access operation, $\overrightarrow{\text{RASIN}}$ and $\overrightarrow{\text{R/C}}$ are initially high. When the address inputs are enabled into the address latches, the row addresses appear on the Q outputs. The address strobe also inputs the bank-select address, (B0 and B1). If $\overrightarrow{\text{CS}}$ is low, all outputs are enabled. When $\overrightarrow{\text{CS}}$ is transitioned high, the address outputs go TRI-STATE and the control outputs first go high through a low impedance, and then are held by an on-chip high impedance. This allows output paralleling with other DP8408As for multi-addressing. All outputs go active about 50 ns after the chip is selected again. If $\overrightarrow{\text{CS}}$ is high, and a refresh cycle begins, all the outputs become active until the end of the refresh cycle.

DRIVE CAPABILITY

The DP8408A has timing parameters that are specified with up to 600 pF loads. In a typical memory system this is equivalent to about 88, 5V-only DRAMs, with trace lengths kept to a minimum. Therefore, the chip can drive four banks each of 16 or 22 bits, or two banks of 32 or 39 bits, or one bank of 64 or 72 bits.

Less loading will slightly reduce the timing parameters, and more loading will increase the timing parameters, according to the graph of *Figure 6*. The AC performance parameters are specified with the typical load capacitance of 88 DRAMs. This graph can be used to extrapolate the variations expected with other loading.

Because of distributed trace capacitance and inductance and DRAM input capacitance, current spikes can be created, causing overshoots and undershoots at the DRAM inputs that can change the contents of the DRAMs or even destroy them. To remove these spikes, a damping resistor (low inductance, carbon) can be inserted between the DP8408A driver outputs and the DRAMs, as close as possible to the DP8408A. The values of the damping resistors may differ between the different control outputs; RAS's CAS. Q's and WE. The damping resistors should be determined by the first prototypes (not wire-wrapped due to larger distributed capacitance and inductance). The best values for the damping resistors are the critical values giving a critically damped transition on the control outputs. Typical values for the damping resistors will be between 15Ω and 100 Ω , the lower the loading the higher the value. (For more information, see AN-305 "Precautions to Take When Driving Memories.")

DP8408A DRIVING ANY 16K OR 64K DRAMS

The DP8408A can drive any 16k or 64k DRAMs. All 16k DRAMs are basically the same configuration, including the newer 5V-only version. Hence, in most applications, different manufacturers' DRAMs are interchangeable (for the same supply-rail chips), and the DP8408A can drive all 16k DRAMS (see *Figure 1a*).

There are three basic configurations for the 5V-only 64k DRAMs: a 128-row by 512-column array with an on-RAM refresh counter, a 128-row by 512-column array with no on-RAM refresh counter, and a 256-row by 256-column array with no on-RAM refresh counter. The DP8408A can drive all three configurations, and at the same time allows them all to be interchangeable (as shown in *Figure 1b* and *1c*), providing maximum flexibility in the choice of DRAMs. Since the 8-bit on-chip refresh counter can be used as a 7-bit refresh counter for the 128-row configuration, or as an 8-bit refresh counter (if present) is never used. As long as 128 rows are refreshed every 2 ms (i.e. 256 rows in 4 ms) all DRAM types are correctly refreshed.


When the DP8408A is in a refresh mode, the RF I/O pin indicates that the on-chip refresh counter has reached its end-of-count. This end-of-count is selectable as 127 or 255 to accommodate 16k or 64k DRAMs, respectively. Although the end-of-count may be chosen to be either of these values, the counter is not reset and always counts to 255 before rolling over to zero.

READ, WRITE AND READ-MODIFY-WRITE CYCLES

The output signal, \overline{WE} , determines what type of memory access cycle the memory will perform. If \overline{WE} is kept high while CAS goes low, a read cycle occurs. If \overline{WE} goes low before CAS goes low, a write cycle occurs and data at DI (DRAM input data) is written into the DRAM as CAS goes low. If \overline{WE} goes low later than t_{CWD} after CAS goes low, first a read occurs and DO (DRAM output data) becomes valid; then data DI is written into the same address in the DRAM when \overline{WE} goes low. In this read-modify-write case, DI and DO cannot be linked together. The type of cycle is therefore controlled by \overline{WE} , which follows \overline{WIN} .

POWER-UP INITIALIZE

When V_{CC} is first applied to the DP8408A, an initialize pulse clears the refresh counter, the internal control flip-flops, and sets the End-of-Count of the refresh counter to 127 (which may be changed via Mode 7). As V_{CC} increases to about 2.3V, it holds the output control signals at a level of one Schottky diode-drop below V_{CC}, and the output address to TRI-STATE. As V_{CC} increases above 2.3V, control of these outputs is granted to the system.



Functional Mode Descriptions

Note: All delay parameters stated in text refer to the DP8408A. Substitute the respective delay numbers for the DP8408-2 or DP8408-3 when using these devices.

MODES 0, 1, 2 - EXTERNALLY CONTROLLED REFRESH


In this mode, the input address latches are disabled from the address outputs and the refresh counter is enabled. When RAS occurs, the enabled row in the DRAM is refreshed. In the Externally Controlled Refresh mode, all RAS outputs are enabled following RASIN, and CAS is inhibited. This refreshes the same row in all four banks. The refresh counter increments when either RASIN or RFSH goes low-to-high after a refresh. RF I/O goes low when the count is 127 or 255, as set by End-of-Count (see Table III), with RASIN and RFSH low. To reset the counter to all zeros, RF I/O is set low through an external open-collector driver.

During refresh, RASIN and RFSH must be skewed transitioning low such that the refresh address is valid on the address outputs of the controller before the RAS outputs go low. The amount of time that RFSH should go low before RASIN does depends on the capacitive loading of the address and RAS lines. For the load specified in the switching characteristics of this data sheet, 10 ns is sufficient. Refer to *Figure 2*.

To perform externally controlled burst refresh, RASIN is toggled while RFSH is held low. The refresh counter increments with RASIN going low to high, so that the DRAM rows are refreshed in succession by RASIN going high to low.

MODE 3 — EXTERNALLY CONTROLLED ALL-RAS WRITE

This mode is useful at system initialization. The memory address is provided by the processor, which also performs the incrementing. All four RAS outputs follow RASIN (supplied by the processor), strobing the row address into the DRAMS. R/C can now go low, while CASIN may be used to control CAS (as in the Externally Controlled Access mode), so that CAS strobes the column address contents into the DRAMs. At this time WE should be low, causing the data to be written into all four banks of DRAMs. At the end of the write cycle, the input address is incremented and latched by the DP8408A for the next write cycle.



MODE 4 - EXTERNALLY CONTROLLED ACCESS

This mode facilitates externally controlling all access-timing parameters associated with the DRAMs. The application of modes 0 and 4 are shown in *Figure 3*.

Output Address Selection


Refer to *Figure 4a.* With M2 (RFSH) and R/C high, the row address latch contents are transferred to the multiplexed address bus output Q0–Q7, provided \overline{CS} is set low. The column address latch contents are output after R/C goes low. RASIN can go low after the row addresses have been set up on Q0–Q7. This selects one of the RAS outputs, strobing the row address on the Q outputs into the desired bank of memory. After the row-address hold-time of the DRAMS, R/C can go low so that about 40 ns later column addresses appear on the Q outputs.


Automatic CAS Generation

In a normal memory access cycle \overline{CAS} can be derived from inputs \overline{CASIN} or R/ \overline{C} . If \overline{CASIN} is high, then R/ \overline{C} going low switches the address output drivers from rows to columns. \overline{CASIN} then going low causes \overline{CAS} to go low approximately 40 ns later, allowing \overline{CAS} to occur at a predictable time (see *Figure* 4b). If \overline{CASIN} is low when R/ \overline{C} goes low, \overline{CAS} will be automatically generated, following the row to column transition by about 20 ns (see *Figure* 4a). Most DRAMs have a column address set-up time before \overline{CAS} (t_{ASC}) of 0 ns or -10 ns. In other words, a t_{ASC} greater than 0 ns is safe. This feature reduces timing-skew problems, thereby improving access time of the system.

Fast Memory Access

AC parameters t_{DIF1} , t_{DIF2} may be used to determine the minimum delays required between RASIN, R/C, and CASIN (see Application Brief 9; "Fastest DRAM Access Mode").





1-11

MODE 5-AUTOMATIC ACCESS

The Auto Access mode has two advantages over the Externally Controlled Access mode, due to the fact that all outputs except WE are initiated from RASIN. First, inputs R/C and CASIN are unnecessary. Secondly, because the output control signals are derived internally from one input signal (RASIN), timing-skew problems are reduced, thereby reducing memory access time substantially or allowing use of slower DRAMs. The automatic access features of Mode 5 (and Mode 6) of the DP8408A make DRAM accessing appear essentially "static".

AUTOMATIC ACCESS CONTROL

The major disadvantage of DRAMs compared to static RAMs is the complex timing involved. First, a RAS must occur with the row address previously set up on the multiplexed address bus. After the row address has been held for t_{RAH} , (the Row-Address hold-time of the DRAM), the column address is set up and then CAS occurs. This is all performed automatically by the DP8408A in this mode.

Provided the input address is valid as ADS goes low, \overrightarrow{RASIN} can go low any time after ADS. This is because the selected \overrightarrow{RAS} occurs typically 27 ns later, by which time the row address is already valid on the address output of the DP8408A. The Address Setup-Up time (t_{ASR}), is 0 ns on most DRAMs. The DP8408A in this mode (with ADS and \overrightarrow{RASIN} edges simultaneously applied) produces a minimum task of 0 ns. This is true provided the input address was valid t_{ASA} before ADS went low (see *Figure 5a*).

Next, the row address is disabled after t_{RAH} (30 ns minimum); in most DRAMs, t_{RAH} minimum is less than 30 ns. The column address is then set up and t_{ASC} later, \overline{CAS}

tans tRICI ADS - tASA - tAHA -RASIN -tRICH-ADDRESS INPUTS/ ADDRESS VALID READ DATA DATA VALID IF WRITE + tRodH > tRpdL RAS tASR* -TRAH tApd ROWS VALID COLUMNS VALID 00-- tRCDH tRCV tASC CAS TRCDL tps* READ WE WRITE twcs tCAC* - topp VALID (READ) DATA OUTPUT TRAC TI /F/8408-12 *Indicates Dynamic RAM Parameters FIGURE 5a. Modes 5, 6 Timing (CASIN) High in Mode 6

Timing Diagram

occurs. The only other control input required is $\overline{\text{WIN}}$. When a write cycle is required, $\overline{\text{WIN}}$ must go low at least 30 ns before $\overline{\text{CAS}}$ is output low.

This gives a total typical delay from: input address valid to RASIN (15 ns); to RAS (27 ns); to rows held (50 ns); to columns valid (25 ns); to CAS (23 ns) = 140 ns (that is, 125 ns from RASIN. All of these typical figures are for heavy capacitive loading, of approximately 88 DRAMs. This mode is therefore extremely fast. The external timing is greatly simplified for the memory system designer: the only system signal required is RASIN.


MODE 6-FAST AUTOMATIC ACCESS

The Fast Access mode is similar to Mode 5, but has a faster $t_{\hbox{\scriptsize RAH}}$ of 20 ns, minimum. It therefore can only be used with

fast 16k or 64k DRAMs (which have a t_{RAH} of 10 ns to 15 ns) in applications requiring fast access times; RASIN to CAS is typically 105 ns.

In this mode, the R/\overline{C} pin is not used, but \overline{CASIN} is used to allow an extended \overline{CAS} after \overline{RAS} has already terminated. Refer to *Figure 5b*. This is desirable with fast cycle-times where \overline{RAS} has to be terminated as soon as possible before the next \overline{RAS} begins (to meet the precharge time, or t_{RP} , requirements of the DRAM). \overline{CAS} may then be held low by \overline{CASIN} to extend the data output valid time from the DRAM to allow the system to read the data. \overline{CASIN} subsequently going high ends \overline{CAS} . If this extended \overline{CAS} is not required, \overline{CASIN} should be set high in Mode 6.


Timing Diagram




MODE 7-SET END-OF-COUNT

The End-of-Count can be externally selected in Mode 7, using ADS to strobe in the respective value of B1 and B0 (see Table III). With B1 and B0 the same EOC is 127; with B1=0 and B0=1, EOC is 255; and with B1=1 and B0=0, EOC is 127. This selected value of EOC will be used until the next Mode 7 selection. At power-up the EOC is automatically set to 127 (B1 and B0 set to 11).

	TABLE III. I	Mode 7				
Bank : (Strobed	Select by ADS)	End of Count Selected				
B1	BO	Jelected				
0	0	127				
0	1	255				
1	0	127				
1	1	127				



TL/F/8408-14



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V _{CC}	7.0V
Storage Temperature Range	-65°C to +150°C
Input Voltage	5.5V
Output Current	150 mA
Lead Temperature (Soldering, 10 sec)	300°C
*Derate cavity package 23.6 mW/°C above 25°C 22.7 mW/°C above 25°C.	; derate molded package

Maximum Power Dissipation* at 25°CCavity Package3542 mWMolded Package2833 mW

Operating Conditions

		Min	Max	Units
Vcc	Supply Voltage	4.75	5.25	V
TA	Ambient Temperature	0	+ 70	°C

Electrical Characteristics $V_{CC} = 5.0V \pm 5\%$, 0°C $\leq T_A \leq 70$ °C (unless otherwise noted) (Notes 2, 6)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Vc	Input Clamp Voltage	$V_{CC} = Min., I_C = -12 mA$		-0.8	-1.2	v
Чнт	Input High Current for ADS, R/C only	V _{IN} = 2.5V		2.0	100	μA
I _{IH2}	Input High Current for All Other Inputs*	V _{IN} = 2.5V		1.0	50	μA
II RSI	Output Load Current for RF I/O	V _{IN} = 0.5V, Output High		- 1.5	-2.5	mA
II CTL	Output Load Current for RAS, CAS, WE	V _{IN} = 0.5V, Chip Deselect		- 1.5	- 2.5	mA
I _{IL1}	Input Low Current for ADS, R/C only	$V_{IN} = 0.5V$		-0.1	- 1.0	mA
IIL2	Input Low Current for All Other Inputs*	V _{IN} = 0.5V		-0.05	-0.5	mA
VIL	Input Low Threshold				0.8	V
VIH	Input High Threshold		2.0			V
V _{OL1}	Output Low Voltage*	I _{OL} = 20 mA		0.3	0.5	V
V _{OL2}	Output Low Voltage for RF I/O	I _{OL} = 10 mA		0.3	0.5	V
VOH1	Output High Voltage*	$I_{OH} = -1 \text{ mA}$	2.4	3.5		V
V _{OH2}	Output High Voltage for RF I/O	l _{OH} = - 100 μA	2.4	3.5		V
I1D	Output High Drive Current*	V _{OUT} = 0.8V (Note 3)		-200		mA
loD	Output Low Drive Current*	V _{OUT} = 2.7V (Note 3)		200		mA
loz	TRI-STATE Output Current (Address Outputs)	0.4V ≤ V _{OUT} ≤ 2.7V, <u>CS</u> = 2.0V, Mode 4	-50	1.0	50	μΑ
Icc	Supply Current	V _{CC} = Max.		210	285	mA

Switching Characteristic DP8408A/DP8408-3

 $V_{CC} = 5.0V \pm 5\%$, $0^{\circ}C \le T_A \le 70^{\circ}C$ unless otherwise noted (Notes 2, 4, 5). The output load capacitance is typical for 4 banks of 22 DRAMs each of 88 DRAMs including trace capacitance. These values are: Q0-Q7, $C_L = 500$ pF; RAS0-RAS3, $C_L = 150$ pF; WE, $C_L = 500$ pF; CAS, $C_L = 600$ pF, unless otherwise noted. See *Figure 7* for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are 4.7 k Ω unless otherwise noted. Maximum propagation delays are specified with all outputs switching.

Symbol	Access Parameter	Conditions		8408A			8408-3	3	Units
Symbol			Min	Тур	Max	Min	Тур	Max	Units
tRICL	RASIN to CAS Output Delay (Mode 5)	Figure 5a	95	125	160	95	125	185	ns
tRICL	RASIN to CAS Output Delay (Mode 6)	Figures 5a, 5b	80	105	140	80	105	160	ns
t _{RICH}	RASIN to CAS Output Delay (Mode 5)	Figure 5a	40	48	60	40	48	70	ns
tRICH	RASIN to CAS Output Delay (Mode 6)	Figures 5a, 5b	50	63	80	50	63	95	ns
tRCDL	RAS to CAS Output Delay (Mode 5)	Figure 5a		98	125		98	145	ns
tRCDL	RAS to CAS Output Delay (Mode 6)	Figures 5a, 5b		78	105		78	120	ns
t _{RCDH}	RAS to CAS Output Delay (Mode 5)	Figure 5a		27	40		27	40	ns
t _{RCDH}	RAS to CAS Output Delay (Mode 6)	Figure 5a		40	65		40	65	ns
tCCDH	CASIN to CAS Output Delay (Mode 6)	Figure 5b	40	54	70	40	54	80	ns
tRAH	Row Address Hold Time (Mode 5)	Figure 5a	30			30			ns
t _{RAH}	Row Address Hold Time (Mode 6)	Figures 5a, 5b	20			20			ns
tASC	Column Address Setup Time (Mode 5)	Figure 5a	8			8			ns
tASC	Column Address Setup Time (Mode 6)	Figures 5a, 5b	6			6			ns
tRCV	RASIN to Column Address Valid (Mode 5)	Figure 5a		90	120		90	140	ns
tRCV	RASIN to Column Address Valid (Mode 6)	Figures 5a, 5b		75	105		75	120	ns
tRPDL	RASIN to RAS Delay	Figures 4a, 4b, 5a, 5b	20	27	35	20	27	40	ns
t _{RPDH}	RASIN to RAS Delay	Figures 4a, 4b, 5a, 5b	15	23	32	15	23	37	ns
tAPDL	Address Input to Output Low Delay	Figures 4a, 4b, 5a, 5b		25	40		25	46	ns
tAPDH	Address Input to Output High Delay	Figures 4a, 4b, 5a, 5b		25	40		25	46	ns
tSPDL	Address Strobe to Address Output Low	Figures 4a, 4b,		40	60		40	70	ns
tSPDH	Address Strobe to Address Output High	Figures 4a, 4b,		40	60		40	70	ns
tASA	Address Setup Time to ADS	Figures 4a, 4b, 5a, 5b	15	_		15			ns
tAHA	Address Hold Time from ADS	Figures 4a, 4b, 5a, 5b	15			15			ns
tADS	Address Strobe Pulse Width	Figures 4a, 4b, 5a, 5b	30			30			ns
tWPDL	WIN to WE Output Delay	Figure 4b	15	25	30	15	25	35	ns
tWPDH	WIN to WE Output Delay	Figure 4b	15	30	60	15	30	70	ns
tCRS	CASIN Setup Time to RASIN High (Mode 6)	Figure 5b	35			35			ns
tCPDL	CASIN to CAS Delay (R/C low in Mode 4)	Figure 4b	32	41	68	32	41	77	ns
t _{CPDH}	CASIN to CAS Delay	Figure 4b	25	39	50	25	39	60	ns
tRCC	Column Select to Column Address Valid	Figure 4a		40	58		40	67	ns
tRCR	Row Select to Row Address Valid	Figures 4a, 4b		40	58		40	67	ns
t _{RHA}	Row Address Held from Column Select	Figure 4a	10			10			ns
tCCAS	R/C Low to CAS Low (Mode 4 Auto CAS)	Figure 7a		65	90				ns

Switching Characteristics DP8408A/DP8408-3 (Continued)

 $V_{CC} = 5.0V \pm 5\%$, 0°C $\leq T_A \leq 70$ °C unless otherwise noted (Notes 2, 4, 5). The output load capacitance is typical for 4 banks of 22 DRAMs each of 88 DRAMs including trace capacitance. These values are: Q0–Q7, C_L = 500 pF; RAS0–RAS3, C_L = 150 pF; WE, C_L = 500 pF; CAS, C_L = 600 pF, unless otherwise noted. See *Figure 7* for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are 4.7 k Ω unless otherwise noted. Maximum propagation delays are specified with all outputs switching.

Symbol	Access Parameter	Conditions		8408A	۱.		8408-3	3	Units
Symbol	Access Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Units
t _{DIF1}	Maximum (t _{RPDL} - t _{RHA})	See Mode 4 description			13			18	ns
t _{DIF2}	Maximum (t _{RCC} - t _{CPDL})	See Mode 4 description			13			18	ns
Refresh Pa	arameter								
t _{RC}	Refresh Cycle Period	Figure 2	100			100			ns
tRASINL, H	Pulse Width of RASIN during Refresh	Figure 2	50			50			ns
tRFPDL	RASIN to RAS Delay during Refresh	Figure 2	35	50	70	35	50	80	ns
t _{RFPDH}	RASIN to RAS Delay during Refresh	Figure 2	30	40	55	30	40	65	ns
^t RFLCT	RFSH Low to Counter Address Valid	CS = X, Figure 2		47	60		47	70	ns
t _{RFHRV}	RFSH High to Row Address Valid	Figure 2		45	60		45	70	ns
t _{ROHNC}	RAS High to New Count Valid	Figure 2		30	55		30	55	ns
t _{RLEOC}	RASIN Low to End-of-Count Low	C _L = 50 pF, <i>Figure 2</i>			80			80	ns
t _{RHEOC}	RASIN High to End-of-Count High	C _L = 50 pF, <i>Figure 2</i>			80			80	ns
t _{RST}	Counter Reset Pulse Width	Figure 2	70			70			ns
t _{CTL}	RF I/O Low to Counter Outputs All Low	Figure 2			100			100	ns
TRI-STATI	E Parameter								
tzн	CS Low to Address Output High from Hi-Z	<i>Figure 8</i> R1 = 3.5k, R2 = 1.5k		35	60		35	60	ns
t _{HZ}	CS High to Address Output Hi-Z from High	C _L = 15 pF, <i>Figure 8</i> R2 = 1k, S1 open		20	40		20	40	ns
tzL	CS Low to Address Output Low from Hi-Z	<i>Figure 8</i> R1 = 3.5k, R2 = 1.5k		35	60		35	60	ns
t _{LZ}	CS High to Address Output Hi-Z from Low	C _L = 15 pF, <i>Figure 8</i> R1 = 1k, S2 open		25	50		25	50	ns
tнzн	CS Low to Control Output High from Hi-Z High	<i>Figure 8</i> R2 = 750Ω, S1 open		50	80		50	80	ns
tннz	CS High to Control Output Hi-Z High from High	$C_L = 15 \text{ pF}, Figure 8$ R2 = 750 Ω , S1 open		40	75		40	75	ns
tHZL	CS Low to Control Output Low from Hi-Z High	<i>Figure 8</i> S1, S2 open		45	75		45	75	ns
t _{LHZ}	CS High to Control Output Hi-Z High from Low	$C_L = 15 \text{ pF}, Figure 8,$ R2 = 750 Ω , S1 open		50	80		50	80	ns

Switching Characteristics DP8408-2

 $V_{CC} = 5.0V \pm 5\%$, 0°C $\leq T_A \leq 70$ °C unless otherwise noted (Notes 2, 4, 5, 7). The output load capacitance is typical for 4 banks of 22 DRAMs each or 88 DRAMS including trace capacitance. These values are: Q0–Q7, $C_L = 500$ pF; RAS0–RAS3, $C_L = 150$ pF; \overline{WE} , $C_L = 500$ pF; \overline{CAS} , $C_L = 600$ pF, unless otherwise noted. See *Figure 7* for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are 4.7 k\Omega unless otherwise noted. Maximum propagation delays are specified with all outputs switching.

Symbol	Access Parameter	Conditions		8408-2	•	Units
		Contaitionio	Min	Тур	Max	
tRICL	RASIN to CAS Output Delay (Mode 5)	Figure 5a	75	100	130	ns
tRICL	RASIN to CAS Output Delay (Mode 6)	Figures 5a, 5b	65	90	115	ns
t _{RICH}	RASIN to CAS Output Delay (Mode 5)	Figure 5a	40	48	60	ns
^t RICH	RASIN to CAS Output Delay (Mode 6)	Figures 5a, 8b	50	63	80	ns
t _{RCDL}	RAS to CAS Output Delay (Mode 5)	Figure 5a		75	100	ns
t _{RCDL}	RAS to CAS Output Delay (Mode 6)	Figures 5a, 5b		65	85	ns
t _{RCDH}	RAS to CAS Output Delay (Mode 5)	Figure 5a		27	40	ns
^t RCDH	RAS to CAS Output Delay (Mode 6)	Figure 5a		40	65	ns
t _{CCDH}	CASIN to CAS Output Delay (Mode 6)	Figure 5b	40	54	70	ns
t _{RAH}	Row Address Hold Time (Mode 5) (Note 7)	Figure 5a	20			ns
t _{RAH}	Row Address Hold Time (Mode 6) (Note 7)	Figures 5a, 5b	12			ns
tASC	Column Address Setup Time (Mode 5)	Figure 5a	3			ns
tASC	Column Address Setup Time (Mode 6)	Figures 5a, 8b	3			ns
tRCV	RASIN to Column Address Valid (Mode 5)	Figure 5a		80	105	ns
t _{RCV}	RASIN to Column Address Valid (Mode 6)	Figures 5a, 5b		70	90	ns
t _{RPDL}	RASIN to RAS Delay	Figures 4a, 4b, 5a, 5b	20	27	35	ns
t _{RPDH}	RASIN to RAS Delay	Figures 4a, 4b, 5a, 5b	15	23	32	ns
TAPDL	Address Input to Output Low Delay	Figures 4a, 4b, 5a, 5b		25	40	ns
t _{APDH}	Address Input to Output High Delay	Figures 4a, 4b, 5a, 5b		25	40	ns
tSPDL	Address Strobe to Address Output Low	Figures 4a, 4b		40	60	ns
t _{SPDH}	Address Strobe to Address Output High	Figures 4a, 4b		40	60	ns
tASA	Address Set-up Time to ADS	Figures 4a, 4b, 5a, 5b	15			ns
t _{AHA}	Address Hold Time from ADS	Figures 4a, 4b, 5a, 5b	15			ns
t _{ADS}	Address Strobe Pulse Width	Figures 4a, 4b, 5a, 5b	30			ns
	WIN to WE Output Delay	Figure 4b	15	25	30	ns
twPDH	WIN to WE Output Delay	Figure 4b	15	30	60	ns
tCRS	CASIN Set-up Time to RASIN High (Mode 6)	Figure 5b	35			ns
tCPDL	CASIN to CAS Delay (R/C low in Mode 4)	Figure 4b	32	41	58	ns
t _{CPDH}	CASIN to CAS Delay (R/C low in Mode 4)	Figure 4b	25	39	50	ns
t _{RCC}	Column Select to Column Address Valid	Figure 4a		40	58	ns
t _{RCR}	Row Select to Row Address Valid	Figures 4a, 4b		40	58	ns
t _{RHA}	Row Address Held from Column Select	Figure 4a	10			ns
tCCAS	R/C Low to CAS Low (Mode 4 Auto CAS)	Figure 7a		55	75	ns

Switching Characteristics DP8408-2 (Continued)

 $V_{CC} = 5.0V \pm 5\%$, 0°C $\leq T_A \leq 70$ °C unless otherwise noted (Notes 2, 4, 5, 7). The output load capacitance is typical for 4 banks of 22 DRAMs each or 88 DRAMS including trace capacitance. These values are: Q0–Q7, C_L = 500 pF; RAS0–RAS3, C_L = 150 pF, WE, C_L = 500 pF; CAS, C_L = 600 pF, unless otherwise noted. See *Figure 7* for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are 4.7 k Ω unless otherwise noted. Maximum propagation delays are specified with all outputs switching.


Symbol	Access Parameter	Conditions	8408-2			Units
o y inisoi		Conditions	Min	Тур	Max	Unita
t _{DIF1}	Maximum (t _{RPDL} - t _{RHA})	See Mode 4 description			13	ns
t _{DIF2}	Maximum (t _{RCC} - t _{CPDL})	See Mode 4 description			13	ns
Refresh Pa	rameter					
t _{RC}	Refresh Cycle Period	Figure 2	100			ns
TRASINL, H	Pulse Width of RASIN during Refresh	Figure 2	50			ns
	RASIN to RAS Delay during Refresh	Figure 2	35	50	70	ns
tRFPDH	RASIN to RAS Delay during Refresh	Figure 2	30	40	55	ns
t _{RFLCT}	RFSH Low to Counter Address Valid	CS = X, Figure 2		47	60	ns
t _{RFHRV}	RFSH High to Row Address Valid	Figure 2		45	60	ns
tROHNC	RAS High to New Count Valid	Figure 2	_	30	55	ns
tRLEOC	RASIN Low to End-of-Count Low	C _L = 50 pF, <i>Figure 2</i>			80	ns
tRHEOC	RASIN High to End-of-Count High	C _L = 50 pF, <i>Figure 2</i>			80	ns
tRST	Counter Reset Pulse Width	Figure 2	70			ns
t _{CTL}	RF I/O Low to Counter Outputs All Low	Figure 2			100	ns
TRI-STATE	Parameter					
^t zH	CS Low to Address Output High from Hi-Z	<i>Figures 9, 12</i> R1 = 3.5k, R2 = 1.5k		35	60	ns
t _{HZ}	CS High to Address Output Hi-Z from High	C _L = 15 pF, <i>Figures 9, 12</i> R2 = 1k, S1 open		20	40	ns
t _{ZL}	CS Low to Address Output Low from Hi-Z	<i>Figures 9, 12</i> R1 = 3.5k, R2 = 1.5k		35	60	ns
t _{LZ}	CS High to Address Output Hi-Z from Low	C _L = 15 pF, <i>Figures 9, 12</i> R1 = 1k, S2 open		25	50	ns
tнzн	CS Low to Control Output High from Hi-Z High	<i>Figures 9, 12</i> R2 = 750Ω, S1 open		50	80	ns
tннz	CS High to Control Output Hi-Z High from High	C _L = 15 pF, <i>Figures 9, 12</i> R2 = 750Ω, S1 open		40	75	ns
^t HZL	CS Low to Control Output Low from Hi-Z High	<i>Figure 12,</i> S1, S2 open		45	75	ns
tLHZ	CS High to Control Output Hi-Z High from Low	$C_L = 15 \text{ pF}, Figure 12,$ R2 = 750 Ω , S1 open		50	80	ns

Cin Input Capacitance ADS, R/C 8 Cin Input Capacitance AII Other Inputs 5 Vist 1: "Absolute Maximum Retings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply the input of back data at these limits. The table of "Exerciteal Characteristics" provides conditions for actual device operation. Vist 2: All typical values are for $T_A = 25^{\circ}$ and $V_{CC} = 5.0^{\circ}$. Section Status and these limits. The table of "Exerciteal Characteristics" provides conditions for actual device operation. Vist 2: All typical values are for $T_A = 25^{\circ}$ and $V_{CC} = 5.0^{\circ}$. Section Status and the section of the output should be exercised in testing this parameter. In anameters, a 151 for testing should be placed in service with each output under test. One output should be tested at a time and testing should not exceed 50 pF. Vist 6: The load capacitance on RF I/O should not exceed 50 pF. Vist 6: Applies to all DP8408-2 device can only be used with memory devices that meet the trans specification indicated. Vist 6: The DP8408-2 device can only be used with memory devices that meet the trans specification indicated. Tu/F/4408-15 FIGURE 7. Output Load Circuit Tu/F/4408-15 Timing Waveform Status of the sector of the sect		Max	п Тур	Min	Conditions	Parameter	Symbol
Note 1: "Absolute Maximum Ratings" are the values beyond which the statey of the device cannot be guaranted. They are not meant to imply the hould be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation. We 3: All typical values are for $T_A = 25C$ and $V_{CC} = 5.0V$. We 4: Sints the stills provided as a monitor of Driver output source and sink current capability. Caution should be extended in sense with each output under test. One output should be tested at a time and test time should not exceed to 4: Alput pulse 0V to 3.0V; the $t_F = 2.5$ fm. $t_F = 2.5$ MLz, the $v_F = 200$ ns. Input reference point on AC measurements is 1.5V. Output reference point or high and 0.8V for Low. Note 3: The tote capacitance on RF I/O should not exceed 50 pF. Tote 5: The tote capacitance on RF I/O should not exceed 50 pF. Tote 5: The tote capacitance on RF I/O should not exceed 50 pF. Tote 7: The DP8408-2 device can only be used with memory devices that meet the t _{RAH} specification indicated. The 7: The DP8408-2 device can only be used with memory devices that meet the t _{RAH} specification indicated. TuF/6408-15 FIGURE 7. Output Load Circuit Timing Waveform $\frac{3.0V}{1.5V} = \frac{3.0V}{1.5V} = \frac{3.0V}{$	pF		8			out Capacitance ADS, R/C	CIN
Note 1: "Absolute Maximum Ratings" are the values beyond which the statey of the device cannot be guaranted. They are not meant to imply the hould be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation. We 3: All typical values are for $T_A = 25C$ and $V_{CC} = 5.0V$. We 4: Sints the stills provided as a monitor of Driver output source and sink current capability. Caution should be extended in sense with each output under test. One output should be tested at a time and test time should not exceed to 4: Alput pulse 0V to 3.0V; the $t_F = 2.5$ fm. $t_F = 2.5$ MLz, the $v_F = 200$ ns. Input reference point on AC measurements is 1.5V. Output reference point or high and 0.8V for Low. Note 3: The tote capacitance on RF I/O should not exceed 50 pF. Tote 5: The tote capacitance on RF I/O should not exceed 50 pF. Tote 5: The tote capacitance on RF I/O should not exceed 50 pF. Tote 7: The DP8408-2 device can only be used with memory devices that meet the t _{RAH} specification indicated. The 7: The DP8408-2 device can only be used with memory devices that meet the t _{RAH} specification indicated. TuF/6408-15 FIGURE 7. Output Load Circuit Timing Waveform $\frac{3.0V}{1.5V} = \frac{3.0V}{1.5V} = \frac{3.0V}{$	pF		5			out Capacitance All Other Inputs	CIN
FIGURE 7. Output Load Circuit Timing Waveform	eed 1 second	ne should not exce	be exercised in testing t ad at a time and test tim easurements is 1.5V. Or	on should be ex uld be tested at a t on AC measur	k current capability. Cautik Ider test. One output shou 0 ns. Input reference poin	are for $T_A = 25^{\circ}C$ and $V_{CC} = 5.0V$. Id as a monitor of Driver output source and sir should be placed in series with each output u .0V, $t_B = t_F = 2.5$ ns, $1 = 2.5$ MHz, $t_{PW} = 20$.0C on RF I/O should not exceed 50 pF. 408A versions unless otherwise specified.	Note 2: All typical Note 3: This test is parameters, a 150 Note 4: Input pulse for High and 0.8V Note 5: The load Note 6: Applies to
Timing Waveform				D TEST POINT	52		
1.5V				uit	7. Output Load Circ	FIGURE	
				¥ 1.5V		1.5V	Timing V
t_z tz_ TL/F/8408–16			2.7V	12H 2.7V			

Applications

If external control is preferred, the DP8408A may be used in Modes 0 or 4, as in *Figure 3*.

If basic auto access and refresh are required, then in cases where the user requires the minimum of external complexity, Modes 0 and 5 are ideal, as shown in *Figure 9a*. The DP843X2 is used to provide proper arbitration between memory access and refresh. This chip supplies all the necessary control signals to the processor as well as the DP8408A. Furthermore, two separate CAS outputs are also included for systems using byte-writing. The refresh clock RFCK may be divided down from either RGCK using an IC counter such as the DM74LS393 or better still, the DP84300 Programmable Refresh Timer. The DP84300 can provide RFCK periods ranging from 15.4 μ s to 15.6 μ s based on the input clock of 2 to 10 MHz. *Figure 9b* shows the general timing diagram for interfacing the DP8408A to different microprocessors using the interface controller DP843X2.



1-20




FIGURE 9b. DP8408A Auto Refresh

TL/F/8408-18