



DP8408A Dynamic RAM Controller/Driver

General Description

Dynamic memory system designs, which formerly required several support chips to drive the memory array, can now be implemented with a single IC... the DP8408A Dynamic RAM Controller/Driver. The DP8408A is capable of driving all 16k and 64k Dynamic RAMs (DRAMs). Since the DP8408A is a one-chip solution (including capacitive-load drivers), it minimizes propagation delay skews, the major performance disadvantage of multiple-chip memory drive and control.

The DP8408A's 6 modes of operation offer a wide selection of DRAM control capabilities. Memory access may be controlled externally or on-chip automatically; an on-chip refresh counter makes refreshing less complicated.

The DP8408A is a 48-pin DRAM Controller/Driver with 8 multiplexed address outputs and control signals. It consists of two 8-bit address latches, an 8-bit refresh counter, and control logic. All output drivers are capable of driving 500 pF loads with propagation delays of 25 ns. The DP8408A timing parameters are specified driving the typical load capacitance of 88 DRAMs, including trace capacitance.

The DP8408A has 3 mode-control pins: M2, M1, and M0, where M2 is in general REFRESH. These 3 pins select 6 modes of operation. Inputs B1 and B0 in the memory access modes (M2 = 1), are select inputs which select one of four RAS outputs. During normal access, the 8 address outputs can be selected from the Row Address Latch or the Column Address Latch. During refresh, the 8-bit on-chip refresh counter is enabled onto the address bus and in this mode all RAS outputs are selected, while CAS is inhibited.

The DP8408A can drive up to 4 banks of DRAMs, with each bank comprised of 16k's, or 64k's. Control signal outputs RAS, CAS, and WE are provided with the same drive capability. Each RAS output drives one bank of DRAMs so that the four RAS outputs are used to select the banks, while CAS, WE, and the multiplexed addresses can be connected to all of the banks of DRAMs. This leaves the non-selected banks in the standby mode (less than one tenth of the operating power) with the data outputs in TRI-STATE®. Only the bank with its associated RAS low will be written to or read from.


Operational Features

- All DRAM drive functions on one chip—minimizes skew on outputs, maximizes AC performance
- On-chip capacitive-load drivers (specified to drive up to 88 DRAMs)
- Drive directly all 16k and 64k DRAMs
- Capable of addressing 64k and 256k words
- Propagation delays of 25 ns typical at 500 pF load
- CAS goes low automatically after column addresses are valid if desired
- Auto Access mode provides RAS, Row to Column, select, then CAS automatically and fast
- WE follows WIN unconditionally—offering READ, WRITE or READ-MODIFY-WRITE cycles
- On-chip 8-bit refresh counter with selectable End-of-Count (127 or 255)
- End-of-Count indicated by RF I/O pin going low at 127 or 255
- Low input on RF I/O resets 8-bit refresh counter
- CAS inhibited during refresh cycle
- Fall-through latches on address inputs controlled by ADS
- TRI-STATE outputs allow multi-controller addressing of memory
- Control output signals go high-impedance logic "1" when disabled for memory sharing
- Power-up: counter reset, control signals high, address outputs TRI-STATE, and End-of-Count set to 127

Mode Features


- 6 modes of operation: 3 access, 1 refresh, and 2 set-up
- 2 externally controlled modes: 1 access (Mode 4) and 1 refresh (Modes 0, 1, 2)
- 2 auto-access modes RAS → R/C → CAS automatic, with $t_{RAH} = 20$ or 30 ns minimum (Modes 5, 6)
- Externally controlled All-RAS Access modes for memory initialization (Mode 3)
- End-of-Count value of Refresh Counter set by B1 and B0 (Mode 7)

DP8408A Interface Between System & DRAM Banks



TL/F/8408-1

Block Diagram




TL/F/8408-2

TABLE I. DP8408A Mode Select Options

Mode	(RFSH) M2	M1	M0	Mode of Operation	Conditions
0	0	0	0	Externally Controlled Refresh	$\text{RF I/O} = \overline{\text{EOC}}$
1	0	0	1		
2	0	1	0		
3	0	1	1	Externally Controlled All-RAS Write	All-RAS Active
4	1	0	0	Externally Controlled Access	Active RAS defined by Table II
5	1	0	1	Auto Access, Slow t_{RAH}	Active RAS defined by Table II
6	1	1	0	Auto Access, Fast t_{RAH}	Active RAS defined by Table II
7	1	1	1	Set End of Count	See Table III for Mode 7

Pin Definitions

V_{CC}, GND, GND— $V_{CC} = 5V \pm 5\%$. The three supply pins have been assigned to the center of the package to reduce voltage drops, both DC and AC. There are also two ground pins to reduce the low level noise. The second ground pin is located two pins from V_{CC} , so that decoupling capacitors can be inserted directly next to these pins. It is important to adequately decouple this device, due to the high switching currents that will occur when all 8 address bits change in the same direction simultaneously. A recommended solution would be a $1 \mu F$ multilayer ceramic capacitor in parallel with a low-voltage tantalum capacitor, both connected as close as possible to pins 36 and 38 to reduce lead inductance. See Figure below.



*Capacitor values should be chosen depending on the particular application.

R0-R7: Row Address Inputs.

C0-C7: Column Address Inputs.

Q0-Q7: Multiplexed Address Outputs—Selected from the Row Address Input Latch, the Column Address Input Latch, or the Refresh Counter.*

RAS_n: Row Address Strobe Input—Enables selected RAS_n output when M2 (RFSH) is high, or all RAS_n outputs when RFSH is low.

R/C: Row/Column Select Input—Selects either the row or column address input latch onto the output bus.

CAS_n: Column Address Strobe Input—Inhibits CAS output when high in Modes 4 and 3. In Mode 6 it can be used to prolong CAS output.

ADS: Address (Latch) Strobe Input—Row Address, Column Address, and Bank Select Latches are fall-through with ADS high; Latches on high-to-low transition.

CS: Chip Select Input—TRI-STATE the Address Outputs and puts the control signal into a high-impedance logic "1" state when high (except in Mode 0); enables all outputs when low.

M0, M1, M2: Mode Control Inputs—These 3 control pins determine the 6 major modes of operation of the DP8408A as depicted in Table I.

RF I/O—The I/O pin functions as a Reset Counter Input when set low from an external open-collector gate, or as a flag output. The flag goes active-low when M2 = 0 and the End-of-Count output is at 127 or 255 (see Table III).

WIN: Write Enable Input.

WE: Write Enable Output—Buffered output from WIN.*

CAS: Column Address Strobe Output—In Modes 5 and 6, CAS goes low following valid column address. In Modes 3 and 4, it transitions low after R/C goes low, or follows CAS_n going low if R/C is already low. CAS is high during refresh.*

RAS 0-3: Row Address Strobe Outputs—Selects a memory bank decoded from B1 and B0 (see Table II), if RFSH is high. If RFSH is low, all banks are selected.*

B0, B1: Bank Select Inputs—Strobed by ADS. Decoded to enable one of the RAS outputs when RAS_n goes low. Also used to define End-of-Count in Mode 7 (Table III).


*These outputs may need damping resistors to prevent overshoot, undershoot. See AN-305 "Precautions to Take When Driving Memories."

TABLE II. Memory Bank Decode

Bank Select (Strobed by ADS)		Enabled RAS _n
B1	B0	
0	0	RAS ₀
0	1	RAS ₁
1	0	RAS ₂
1	1	RAS ₃

Connection Diagram

Dual In-Line Package



NC = No Connection

TL/F/8408-4

Top View

Order Number DP8408AD, DP8408AN or DP8408AN-3
See NS Package Number D48A or N48A

Conditions for all Modes

INPUT ADDRESSING

The address block consists of a row-address latch, a column-address latch, and a resettable refresh counter. The address latches are fall-through when ADS is high and latch when ADS goes low. If the address bus contains valid addresses until after the valid address time, ADS can be permanently high. Otherwise ADS must go low while the addresses are still valid.

In normal memory access operation, $\overline{\text{RASIN}}$ and $\text{R}/\overline{\text{C}}$ are initially high. When the address inputs are enabled into the address latches, the row addresses appear on the Q outputs. The address strobe also inputs the bank-select address, (B0 and B1). If $\overline{\text{CS}}$ is low, all outputs are enabled. When $\overline{\text{CS}}$ is transitioned high, the address outputs go TRI-STATE and the control outputs first go high through a low impedance, and then are held by an on-chip high impedance. This allows output paralleling with other DP8408As for multi-addressing. All outputs go active about 50 ns after the chip is selected again. If $\overline{\text{CS}}$ is high, and a refresh cycle begins, all the outputs become active until the end of the refresh cycle.

DRIVE CAPABILITY

The DP8408A has timing parameters that are specified with up to 600 pF loads. In a typical memory system this is equivalent to about 88, 5V-only DRAMs, with trace lengths kept to a minimum. Therefore, the chip can drive four banks each of 16 or 22 bits, or two banks of 32 or 39 bits, or one bank of 64 or 72 bits.

Less loading will slightly reduce the timing parameters, and more loading will increase the timing parameters, according to the graph of Figure 6. The AC performance parameters are specified with the typical load capacitance of 88 DRAMs. This graph can be used to extrapolate the variations expected with other loading.

Because of distributed trace capacitance and inductance and DRAM input capacitance, current spikes can be created, causing overshoots and undershoots at the DRAM inputs that can change the contents of the DRAMs or even destroy them. To remove these spikes, a damping resistor (low inductance, carbon) can be inserted between the DP8408A driver outputs and the DRAMs, as close as possible to the DP8408A. The values of the damping resistors may differ between the different control outputs; $\overline{\text{RAS}}$'s $\overline{\text{CAS}}$, Q's and $\overline{\text{WE}}$. The damping resistors should be determined by the first prototypes (not wire-wrapped due to large distributed capacitance and inductance). The best values for the damping resistors are the critical values giving a critically damped transition on the control outputs. Typical values for the damping resistors will be between 15 Ω and 100 Ω , the lower the loading the higher the value. (For more information, see AN-305 "Precautions to Take When Driving Memories.")

DP8408A DRIVING ANY 16K OR 64K DRAMS

The DP8408A can drive any 16k or 64k DRAMs. All 16k DRAMs are basically the same configuration, including the newer 5V-only version. Hence, in most applications, different manufacturers' DRAMs are interchangeable (for the same supply-rail chips), and the DP8408A can drive all 16k DRAMs (see Figure 1a).

There are three basic configurations for the 5V-only 64k DRAMs: a 128-row by 512-column array with an on-RAM refresh counter, a 128-row by 512-column array with no on-RAM refresh counter, and a 256-row by 256-column array with no on-RAM refresh counter. The DP8408A can drive all three configurations, and at the same time allows them all to be interchangeable (as shown in Figure 1b and 1c), providing maximum flexibility in the choice of DRAMs. Since the 8-bit on-chip refresh counter can be used as a 7-bit refresh counter for the 128-row configuration, or as an 8-bit refresh counter for the 256-row configuration, the on-RAM refresh counter (if present) is never used. As long as 128 rows are refreshed every 2 ms (i.e. 256 rows in 4 ms) all DRAM types are correctly refreshed.

When the DP8408A is in a refresh mode, the RF I/O pin indicates that the on-chip refresh counter has reached its end-of-count. This end-of-count is selectable as 127 or 255 to accommodate 16k or 64k DRAMs, respectively. Although the end-of-count may be chosen to be either of these values, the counter is not reset and always counts to 255 before rolling over to zero.

READ, WRITE AND READ-MODIFY-WRITE CYCLES

The output signal, $\overline{\text{WE}}$, determines what type of memory access cycle the memory will perform. If $\overline{\text{WE}}$ is kept high while $\overline{\text{CAS}}$ goes low, a read cycle occurs. If $\overline{\text{WE}}$ goes low before $\overline{\text{CAS}}$ goes low, a write cycle occurs and data at DI (DRAM input data) is written into the DRAM as $\overline{\text{CAS}}$ goes low. If $\overline{\text{WE}}$ goes low later than t_{CWD} after $\overline{\text{CAS}}$ goes low, first a read occurs and DO (DRAM output data) becomes valid; then data DI is written into the same address in the DRAM when $\overline{\text{WE}}$ goes low. In this read-modify-write case, DI and DO cannot be linked together. The type of cycle is therefore controlled by $\overline{\text{WE}}$, which follows WIN.

POWER-UP INITIALIZE

When V_{CC} is first applied to the DP8408A, an initialize pulse clears the refresh counter, the internal control flip-flops, and sets the End-of-Count of the refresh counter to 127 (which may be changed via Mode 7). As V_{CC} increases to about 2.3V, it holds the output control signals at a level of one Schottky diode-drop below V_{CC} , and the output address to TRI-STATE. As V_{CC} increases above 2.3V, control of these outputs is granted to the system.

DP8408A Driving any 16k or 64k Dynamic RAMs




FIGURE 1a. DP8408A with any 16k DRAMs

TL/F/8408-5




FIGURE 1b. DP8408A with 128 Row x 512 Column 64k DRAM

TL/F/8408-6




FIGURE 1c. DP8408A with 256 x 256 Column 64k DRAM

TL/F/8408-7

Functional Mode Descriptions

Note: All delay parameters stated in text refer to the DP8408A. Substitute the respective delay numbers for the DP8408-2 or DP8408-3 when using these devices.

MODES 0, 1, 2 — EXTERNALLY CONTROLLED REFRESH

In this mode, the input address latches are disabled from the address outputs and the refresh counter is enabled. When \overline{RAS} occurs, the enabled row in the DRAM is refreshed. In the Externally Controlled Refresh mode, all \overline{RAS} outputs are enabled following \overline{RASIN} , and \overline{CAS} is inhibited. This refreshes the same row in all four banks. The refresh counter increments when either \overline{RASIN} or \overline{RFSH} goes low-to-high after a refresh. $\overline{RF I/O}$ goes low when the count is 127 or 255, as set by End-of-Count (see Table III), with \overline{RASIN} and \overline{RFSH} low. To reset the counter to all zeros, $\overline{RF I/O}$ is set low through an external open-collector driver.

During refresh, \overline{RASIN} and \overline{RFSH} must be skewed transitioning low such that the refresh address is valid on the address outputs of the controller before the \overline{RAS} outputs go low. The amount of time that \overline{RFSH} should go low before \overline{RASIN} does depends on the capacitive loading of the ad-

dress and \overline{RAS} lines. For the load specified in the switching characteristics of this data sheet, 10 ns is sufficient. Refer to Figure 2.

To perform externally controlled burst refresh, \overline{RASIN} is toggled while \overline{RFSH} is held low. The refresh counter increments with \overline{RASIN} going low to high, so that the DRAM rows are refreshed in succession by \overline{RASIN} going high to low.

MODE 3 — EXTERNALLY CONTROLLED ALL- \overline{RAS} WRITE

This mode is useful at system initialization. The memory address is provided by the processor, which also performs the incrementing. All four \overline{RAS} outputs follow \overline{RASIN} (supplied by the processor), strobing the row address into the DRAMs. $\overline{R/C}$ can now go low, while \overline{CASIN} may be used to control \overline{CAS} (as in the Externally Controlled Access mode), so that \overline{CAS} strobes the column address contents into the DRAMs. At this time \overline{WE} should be low, causing the data to be written into all four banks of DRAMs. At the end of the write cycle, the input address is incremented and latched by the DP8408A for the next write cycle.

* INDICATES DYNAMIC RAM PARAMETERS




FIGURE 2. External Control Refresh Cycle (MODES 0, 1, 2)

TL/F/8408-8

Functional Mode Descriptions (Continued)

MODE 4 — EXTERNALLY CONTROLLED ACCESS

This mode facilitates externally controlling all access-timing parameters associated with the DRAMs. The application of modes 0 and 4 are shown in Figure 3.

Output Address Selection

Refer to Figure 4a. With M2 ($\overline{\text{RFSH}}$) and R/ $\overline{\text{C}}$ high, the row address latch contents are transferred to the multiplexed address bus output Q0-Q7, provided $\overline{\text{CS}}$ is set low. The column address latch contents are output after R/ $\overline{\text{C}}$ goes low. $\overline{\text{RASIN}}$ can go low after the row addresses have been set up on Q0-Q7. This selects one of the $\overline{\text{RAS}}$ outputs, strobing the row address on the Q outputs into the desired bank of memory. After the row-address hold-time of the DRAMs, R/ $\overline{\text{C}}$ can go low so that about 40 ns later column addresses appear on the Q outputs.

Automatic $\overline{\text{CAS}}$ Generation

In a normal memory access cycle $\overline{\text{CAS}}$ can be derived from inputs $\overline{\text{CASIN}}$ or R/ $\overline{\text{C}}$. If $\overline{\text{CASIN}}$ is high, then R/ $\overline{\text{C}}$ going low switches the address output drivers from rows to columns. $\overline{\text{CASIN}}$ then going low causes $\overline{\text{CAS}}$ to go low approximately 40 ns later, allowing $\overline{\text{CAS}}$ to occur at a predictable time (see Figure 4b). If $\overline{\text{CASIN}}$ is low when R/ $\overline{\text{C}}$ goes low, $\overline{\text{CAS}}$ will be automatically generated, following the row to column transition by about 20 ns (see Figure 4a). Most DRAMs have a column address set-up time before $\overline{\text{CAS}}$ (t_{ASC}) of 0 ns or -10 ns. In other words, a t_{ASC} greater than 0 ns is safe. This feature reduces timing-skew problems, thereby improving access time of the system.

Fast Memory Access

AC parameters t_{DIF1} , t_{DIF2} may be used to determine the minimum delays required between $\overline{\text{RASIN}}$, R/ $\overline{\text{C}}$, and $\overline{\text{CASIN}}$ (see Application Brief 9; "Fastest DRAM Access Mode").




FIGURE 3. Typical Application of DP8408A Using Externally Controlled Access and Refresh in Modes 0 and 4

TL/F/8408-9




FIGURE 4a. Read Cycle Timing (Mode 4)



FIGURE 4b. Write Cycle Timing (Mode 4)

Functional Mode Descriptions (Continued)

MODE 5—AUTOMATIC ACCESS

The Auto Access mode has two advantages over the Externally Controlled Access mode, due to the fact that all outputs except \overline{WE} are initiated from \overline{RASIN} . First, inputs R/\overline{C} and \overline{CASIN} are unnecessary. Secondly, because the output control signals are derived internally from one input signal (\overline{RASIN}), timing-skew problems are reduced, thereby reducing memory access time substantially or allowing use of slower DRAMs. The automatic access features of Mode 5 (and Mode 6) of the DP8408A make DRAM accessing appear essentially "static".

AUTOMATIC ACCESS CONTROL


The major disadvantage of DRAMs compared to static RAMs is the complex timing involved. First, a \overline{RAS} must occur with the row address previously set up on the multi-

plexed address bus. After the row address has been held for t_{RAH} , (the Row-Address hold-time of the DRAM), the column address is set up and then \overline{CAS} occurs. This is all performed automatically by the DP8408A in this mode.

Provided the input address is valid as \overline{ADS} goes low, \overline{RASIN} can go low any time after \overline{ADS} . This is because the selected \overline{RAS} occurs typically 27 ns later, by which time the row address is already valid on the address output of the DP8408A. The Address Setup-Up time (t_{ASR}), is 0 ns on most DRAMs. The DP8408A in this mode (with \overline{ADS} and \overline{RASIN} edges simultaneously applied) produces a minimum t_{ASR} of 0 ns. This is true provided the input address was valid t_{ASA} before \overline{ADS} went low (see Figure 5a).

Next, the row address is disabled after t_{RAH} (30 ns minimum); in most DRAMs, t_{RAH} minimum is less than 30 ns. The column address is then set up and t_{ASC} later, \overline{CAS}

Timing Diagram



*Indicates Dynamic RAM Parameters

TL/F/8408-12

FIGURE 5a. Modes 5, 6 Timing (\overline{CASIN}) High in Mode 6

Functional Mode Descriptions (Continued)

occurs. The only other control input required is $\overline{\text{WIN}}$. When a write cycle is required, $\overline{\text{WIN}}$ must go low at least 30 ns before $\overline{\text{CAS}}$ is output low.

This gives a total typical delay from: input address valid to $\overline{\text{RASIN}}$ (15 ns); to $\overline{\text{RAS}}$ (27 ns); to rows held (50 ns); to columns valid (25 ns); to $\overline{\text{CAS}}$ (23 ns) = 140 ns (that is, 125 ns from $\overline{\text{RASIN}}$. All of these typical figures are for heavy capacitive loading, of approximately 88 DRAMs. This mode is therefore extremely fast. The external timing is greatly simplified for the memory system designer: the only system signal required is $\overline{\text{RASIN}}$.


MODE 6—FAST AUTOMATIC ACCESS

The Fast Access mode is similar to Mode 5, but has a faster t_{RAH} of 20 ns, minimum. It therefore can only be used with

fast 16k or 64k DRAMs (which have a t_{RAH} of 10 ns to 15 ns) in applications requiring fast access times; $\overline{\text{RASIN}}$ to $\overline{\text{CAS}}$ is typically 105 ns.

In this mode, the R/C pin is not used, but $\overline{\text{CASIN}}$ is used to allow an extended $\overline{\text{CAS}}$ after $\overline{\text{RAS}}$ has already terminated. Refer to Figure 5b. This is desirable with fast cycle-times where $\overline{\text{RAS}}$ has to be terminated as soon as possible before the next $\overline{\text{RAS}}$ begins (to meet the precharge time, or t_{RP} , requirements of the DRAM). $\overline{\text{CAS}}$ may then be held low by $\overline{\text{CASIN}}$ to extend the data output valid time from the DRAM to allow the system to read the data. $\overline{\text{CASIN}}$ subsequently going high ends $\overline{\text{CAS}}$. If this extended $\overline{\text{CAS}}$ is not required, $\overline{\text{CASIN}}$ should be set high in Mode 6.

Timing Diagram



*Indicates Dynamic RAM Parameters

FIGURE 5b. Mode 6 Timing, Extended $\overline{\text{CAS}}$

TL/F/8408-13


Functional Mode Descriptions (Continued)

MODE 7—SET END-OF-COUNT

The End-of-Count can be externally selected in Mode 7, using ADS to strobe in the respective value of B1 and B0 (see Table III). With B1 and B0 the same EOC is 127; with B1 = 0 and B0 = 1, EOC is 255; and with B1 = 1 and B0 = 0, EOC is 127. This selected value of EOC will be used until the next Mode 7 selection. At power-up the EOC is automatically set to 127 (B1 and B0 set to 11).

TABLE III. Mode 7

Bank Select (Strobed by ADS)		End of Count Selected
B1	B0	
0	0	127
0	1	255
1	0	127
1	1	127



TL/F/8408-14

FIGURE 6. Change in Propagation Delay vs. Loading Capacitance Relative to a 500 pF Load

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V_{CC}	7.0V
Storage Temperature Range	-65°C to +150°C
Input Voltage	5.5V
Output Current	150 mA
Lead Temperature (Soldering, 10 sec)	300°C

*Derate cavity package 23.6 mW/°C above 25°C; derate molded package 22.7 mW/°C above 25°C.

Maximum Power Dissipation* at 25°C

Cavity Package	3542 mW
Molded Package	2833 mW

Operating Conditions

		Min	Max	Units
V_{CC}	Supply Voltage	4.75	5.25	V
T_A	Ambient Temperature	0	+70	°C

Electrical Characteristics $V_{CC} = 5.0V \pm 5\%$, $0^\circ C \leq T_A \leq 70^\circ C$ (unless otherwise noted) (Notes 2, 6)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_C	Input Clamp Voltage	$V_{CC} = \text{Min.}, I_C = -12 \text{ mA}$		-0.8	-1.2	V
I_{IH1}	Input High Current for ADS, R/ \bar{C} only	$V_{IN} = 2.5V$		2.0	100	μA
I_{IH2}	Input High Current for All Other Inputs*	$V_{IN} = 2.5V$		1.0	50	μA
$I_{I \text{ RSI}}$	Output Load Current for RF I/O	$V_{IN} = 0.5V$, Output High		-1.5	-2.5	mA
$I_{I \text{ CTL}}$	Output Load Current for RAS, CAS, WE	$V_{IN} = 0.5V$, Chip Deselect		-1.5	-2.5	mA
I_{IL1}	Input Low Current for ADS, R/ \bar{C} only	$V_{IN} = 0.5V$		-0.1	-1.0	mA
I_{IL2}	Input Low Current for All Other Inputs*	$V_{IN} = 0.5V$		-0.05	-0.5	mA
V_{IL}	Input Low Threshold				0.8	V
V_{IH}	Input High Threshold		2.0			V
V_{OL1}	Output Low Voltage*	$I_{OL} = 20 \text{ mA}$		0.3	0.5	V
V_{OL2}	Output Low Voltage for RF I/O	$I_{OL} = 10 \text{ mA}$		0.3	0.5	V
V_{OH1}	Output High Voltage*	$I_{OH} = -1 \text{ mA}$	2.4	3.5		V
V_{OH2}	Output High Voltage for RF I/O	$I_{OH} = -100 \mu A$	2.4	3.5		V
I_{1D}	Output High Drive Current*	$V_{OUT} = 0.8V$ (Note 3)		-200		mA
I_{0D}	Output Low Drive Current*	$V_{OUT} = 2.7V$ (Note 3)		200		mA
I_{OZ}	TRI-STATE Output Current (Address Outputs)	$0.4V \leq V_{OUT} \leq 2.7V$, $\bar{CS} = 2.0V$, Mode 4	-50	1.0	50	μA
I_{CC}	Supply Current	$V_{CC} = \text{Max.}$		210	285	mA

*Except RF I/O Output.

Switching Characteristic DP8408A/DP8408-3

$V_{CC} = 5.0V \pm 5\%$, $0^\circ C \leq T_A \leq 70^\circ C$ unless otherwise noted (Notes 2, 4, 5). The output load capacitance is typical for 4 banks of 22 DRAMs each of 88 DRAMs including trace capacitance. These values are: Q0–Q7, $C_L = 500\text{ pF}$; RAS0–RAS3, $C_L = 150\text{ pF}$; WE, $C_L = 500\text{ pF}$; CAS, $C_L = 600\text{ pF}$, unless otherwise noted. See Figure 7 for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are $4.7\text{ k}\Omega$ unless otherwise noted. Maximum propagation delays are specified with all outputs switching.

Symbol	Access Parameter	Conditions	8408A			8408-3			Units
			Min	Typ	Max	Min	Typ	Max	
t_{RICL}	RASIN to CAS Output Delay (Mode 5)	Figure 5a	95	125	160	95	125	185	ns
t_{RICL}	RASIN to CAS Output Delay (Mode 6)	Figures 5a, 5b	80	105	140	80	105	160	ns
t_{RICH}	RASIN to CAS Output Delay (Mode 5)	Figure 5a	40	48	60	40	48	70	ns
t_{RICH}	RASIN to CAS Output Delay (Mode 6)	Figures 5a, 5b	50	63	80	50	63	95	ns
t_{RCDL}	RAS to CAS Output Delay (Mode 5)	Figure 5a		98	125		98	145	ns
t_{RCDL}	RAS to CAS Output Delay (Mode 6)	Figures 5a, 5b		78	105		78	120	ns
t_{RCDH}	RAS to CAS Output Delay (Mode 5)	Figure 5a		27	40		27	40	ns
t_{RCDH}	RAS to CAS Output Delay (Mode 6)	Figure 5a		40	65		40	65	ns
t_{CCDH}	CASIN to CAS Output Delay (Mode 6)	Figure 5b	40	54	70	40	54	80	ns
t_{RAH}	Row Address Hold Time (Mode 5)	Figure 5a	30			30			ns
t_{RAH}	Row Address Hold Time (Mode 6)	Figures 5a, 5b	20			20			ns
t_{ASC}	Column Address Setup Time (Mode 5)	Figure 5a	8			8			ns
t_{ASC}	Column Address Setup Time (Mode 6)	Figures 5a, 5b	6			6			ns
t_{RCV}	RASIN to Column Address Valid (Mode 5)	Figure 5a		90	120		90	140	ns
t_{RCV}	RASIN to Column Address Valid (Mode 6)	Figures 5a, 5b		75	105		75	120	ns
t_{RPDL}	RASIN to RAS Delay	Figures 4a, 4b, 5a, 5b	20	27	35	20	27	40	ns
t_{RPDH}	RASIN to RAS Delay	Figures 4a, 4b, 5a, 5b	15	23	32	15	23	37	ns
t_{APDL}	Address Input to Output Low Delay	Figures 4a, 4b, 5a, 5b		25	40		25	46	ns
t_{APDH}	Address Input to Output High Delay	Figures 4a, 4b, 5a, 5b		25	40		25	46	ns
t_{SPDL}	Address Strobe to Address Output Low	Figures 4a, 4b,		40	60		40	70	ns
t_{SPDH}	Address Strobe to Address Output High	Figures 4a, 4b,		40	60		40	70	ns
t_{ASA}	Address Setup Time to ADS	Figures 4a, 4b, 5a, 5b	15			15			ns
t_{AHA}	Address Hold Time from ADS	Figures 4a, 4b, 5a, 5b	15			15			ns
t_{ADS}	Address Strobe Pulse Width	Figures 4a, 4b, 5a, 5b	30			30			ns
t_{WPDL}	WIN to WE Output Delay	Figure 4b	15	25	30	15	25	35	ns
t_{WPDH}	WIN to WE Output Delay	Figure 4b	15	30	60	15	30	70	ns
t_{CRS}	CASIN Setup Time to RASIN High (Mode 6)	Figure 5b	35			35			ns
t_{CPDL}	CASIN to CAS Delay (R/C low in Mode 4)	Figure 4b	32	41	68	32	41	77	ns
t_{CPDH}	CASIN to CAS Delay	Figure 4b	25	39	50	25	39	60	ns
t_{RCC}	Column Select to Column Address Valid	Figure 4a		40	58		40	67	ns
t_{RCR}	Row Select to Row Address Valid	Figures 4a, 4b		40	58		40	67	ns
t_{RHA}	Row Address Held from Column Select	Figure 4a	10			10			ns
t_{CCAS}	R/C Low to CAS Low (Mode 4 Auto CAS)	Figure 7a		65	90				ns

Switching Characteristics DP8408A/DP8408-3 (Continued)

$V_{CC} = 5.0V \pm 5\%$, $0^\circ C \leq T_A \leq 70^\circ C$ unless otherwise noted (Notes 2, 4, 5). The output load capacitance is typical for 4 banks of 22 DRAMs each of 88 DRAMs including trace capacitance. These values are: Q0–Q7, $C_L = 500\text{ pF}$; RAS0–RAS3, $C_L = 150\text{ pF}$; WE, $C_L = 500\text{ pF}$; CAS, $C_L = 600\text{ pF}$, unless otherwise noted. See Figure 7 for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are $4.7\text{ k}\Omega$ unless otherwise noted. Maximum propagation delays are specified with all outputs switching.

Symbol	Access Parameter	Conditions	8408A			8408-3			Units
			Min	Typ	Max	Min	Typ	Max	
t_{DIF1}	Maximum ($t_{RPDL} - t_{RHA}$)	See Mode 4 description			13			18	ns
t_{DIF2}	Maximum ($t_{RCC} - t_{CPDL}$)	See Mode 4 description			13			18	ns
Refresh Parameter									
t_{RC}	Refresh Cycle Period	Figure 2	100			100			ns
$t_{RASINL, H}$	Pulse Width of $\overline{\text{RASIN}}$ during Refresh	Figure 2	50			50			ns
t_{RFPDL}	$\overline{\text{RASIN}}$ to $\overline{\text{RAS}}$ Delay during Refresh	Figure 2	35	50	70	35	50	80	ns
t_{RFPDH}	$\overline{\text{RASIN}}$ to $\overline{\text{RAS}}$ Delay during Refresh	Figure 2	30	40	55	30	40	65	ns
t_{RFLCT}	$\overline{\text{RFSH}}$ Low to Counter Address Valid	$\overline{\text{CS}} = X$, Figure 2		47	60		47	70	ns
t_{RFHRV}	$\overline{\text{RFSH}}$ High to Row Address Valid	Figure 2		45	60		45	70	ns
t_{ROHNC}	$\overline{\text{RAS}}$ High to New Count Valid	Figure 2		30	55		30	55	ns
t_{RLEOC}	$\overline{\text{RASIN}}$ Low to End-of-Count Low	$C_L = 50\text{ pF}$, Figure 2			80			80	ns
t_{RHEOC}	$\overline{\text{RASIN}}$ High to End-of-Count High	$C_L = 50\text{ pF}$, Figure 2			80			80	ns
t_{RST}	Counter Reset Pulse Width	Figure 2	70			70			ns
t_{CTL}	RF I/O Low to Counter Outputs All Low	Figure 2			100			100	ns
TRI-STATE Parameter									
t_{ZH}	$\overline{\text{CS}}$ Low to Address Output High from Hi-Z	Figure 8 $R1 = 3.5k, R2 = 1.5k$		35	60		35	60	ns
t_{HZ}	$\overline{\text{CS}}$ High to Address Output Hi-Z from High	$C_L = 15\text{ pF}$, Figure 8 $R2 = 1k, S1$ open		20	40		20	40	ns
t_{ZL}	$\overline{\text{CS}}$ Low to Address Output Low from Hi-Z	Figure 8 $R1 = 3.5k, R2 = 1.5k$		35	60		35	60	ns
t_{LZ}	$\overline{\text{CS}}$ High to Address Output Hi-Z from Low	$C_L = 15\text{ pF}$, Figure 8 $R1 = 1k, S2$ open		25	50		25	50	ns
t_{HZH}	$\overline{\text{CS}}$ Low to Control Output High from Hi-Z High	Figure 8 $R2 = 750\Omega, S1$ open		50	80		50	80	ns
t_{HHZ}	$\overline{\text{CS}}$ High to Control Output Hi-Z High from High	$C_L = 15\text{ pF}$, Figure 8 $R2 = 750\Omega, S1$ open		40	75		40	75	ns
t_{HZL}	$\overline{\text{CS}}$ Low to Control Output Low from Hi-Z High	Figure 8 $S1, S2$ open		45	75		45	75	ns
t_{LHZ}	$\overline{\text{CS}}$ High to Control Output Hi-Z High from Low	$C_L = 15\text{ pF}$, Figure 8, $R2 = 750\Omega, S1$ open		50	80		50	80	ns

Switching Characteristics DP8408-2

$V_{CC} = 5.0V \pm 5\%$, $0^\circ C \leq T_A \leq 70^\circ C$ unless otherwise noted (Notes 2, 4, 5, 7). The output load capacitance is typical for 4 banks of 22 DRAMs each or 88 DRAMs including trace capacitance. These values are: Q0–Q7, $C_L = 500$ pF; RAS0–RAS3, $C_L = 150$ pF, \overline{WE} , $C_L = 500$ pF; \overline{CAS} , $C_L = 600$ pF, unless otherwise noted. See Figure 7 for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are 4.7 k Ω unless otherwise noted. Maximum propagation delays are specified with all outputs switching.

Symbol	Access Parameter	Conditions	8408-2			Units
			Min	Typ	Max	
t_{RICL}	RASIN to \overline{CAS} Output Delay (Mode 5)	Figure 5a	75	100	130	ns
t_{RICL}	RASIN to \overline{CAS} Output Delay (Mode 6)	Figures 5a, 5b	65	90	115	ns
t_{RICH}	RASIN to \overline{CAS} Output Delay (Mode 5)	Figure 5a	40	48	60	ns
t_{RICH}	RASIN to \overline{CAS} Output Delay (Mode 6)	Figures 5a, 8b	50	63	80	ns
t_{RCDL}	RAS to \overline{CAS} Output Delay (Mode 5)	Figure 5a		75	100	ns
t_{RCDL}	RAS to \overline{CAS} Output Delay (Mode 6)	Figures 5a, 5b		65	85	ns
t_{RCDH}	RAS to \overline{CAS} Output Delay (Mode 5)	Figure 5a		27	40	ns
t_{RCDH}	RAS to \overline{CAS} Output Delay (Mode 6)	Figure 5a		40	65	ns
t_{CCDH}	\overline{CASIN} to \overline{CAS} Output Delay (Mode 6)	Figure 5b	40	54	70	ns
t_{RAH}	Row Address Hold Time (Mode 5) (Note 7)	Figure 5a	20			ns
t_{RAH}	Row Address Hold Time (Mode 6) (Note 7)	Figures 5a, 5b	12			ns
t_{ASC}	Column Address Setup Time (Mode 5)	Figure 5a	3			ns
t_{ASC}	Column Address Setup Time (Mode 6)	Figures 5a, 8b	3			ns
t_{RCV}	RASIN to Column Address Valid (Mode 5)	Figure 5a		80	105	ns
t_{RCV}	RASIN to Column Address Valid (Mode 6)	Figures 5a, 5b		70	90	ns
t_{RPDL}	RASIN to RAS Delay	Figures 4a, 4b, 5a, 5b	20	27	35	ns
t_{RPDH}	RASIN to RAS Delay	Figures 4a, 4b, 5a, 5b	15	23	32	ns
t_{APDL}	Address Input to Output Low Delay	Figures 4a, 4b, 5a, 5b		25	40	ns
t_{APDH}	Address Input to Output High Delay	Figures 4a, 4b, 5a, 5b		25	40	ns
t_{SPDL}	Address Strobe to Address Output Low	Figures 4a, 4b		40	60	ns
t_{SPDH}	Address Strobe to Address Output High	Figures 4a, 4b		40	60	ns
t_{ASA}	Address Set-up Time to ADS	Figures 4a, 4b, 5a, 5b	15			ns
t_{AHA}	Address Hold Time from ADS	Figures 4a, 4b, 5a, 5b	15			ns
t_{ADS}	Address Strobe Pulse Width	Figures 4a, 4b, 5a, 5b	30			ns
t_{WPDL}	\overline{WIN} to \overline{WE} Output Delay	Figure 4b	15	25	30	ns
t_{WPDH}	\overline{WIN} to \overline{WE} Output Delay	Figure 4b	15	30	60	ns
t_{CRS}	\overline{CASIN} Set-up Time to RASIN High (Mode 6)	Figure 5b	35			ns
t_{CPDL}	\overline{CASIN} to \overline{CAS} Delay (R/ \overline{C} low in Mode 4)	Figure 4b	32	41	58	ns
t_{CPDH}	\overline{CASIN} to \overline{CAS} Delay (R/ \overline{C} low in Mode 4)	Figure 4b	25	39	50	ns
t_{RCC}	Column Select to Column Address Valid	Figure 4a		40	58	ns
t_{RCR}	Row Select to Row Address Valid	Figures 4a, 4b		40	58	ns
t_{RHA}	Row Address Held from Column Select	Figure 4a	10			ns
t_{CCAS}	R/ \overline{C} Low to \overline{CAS} Low (Mode 4 Auto \overline{CAS})	Figure 7a		55	75	ns

Switching Characteristics DP8408-2 (Continued)

$V_{CC} = 5.0V \pm 5\%$, $0^\circ C \leq T_A \leq 70^\circ C$ unless otherwise noted (Notes 2, 4, 5, 7). The output load capacitance is typical for 4 banks of 22 DRAMs each or 88 DRAMs including trace capacitance. These values are: Q0-Q7, $C_L = 500\text{ pF}$; RAS0-RAS3, $C_L = 150\text{ pF}$; WE, $C_L = 500\text{ pF}$; CAS, $C_L = 600\text{ pF}$, unless otherwise noted. See Figure 7 for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are $4.7\text{ k}\Omega$ unless otherwise noted. Maximum propagation delays are specified with all outputs switching.

Symbol	Access Parameter	Conditions	8408-2			Units
			Min	Typ	Max	
t_{DIF1}	Maximum ($t_{RPDL} - t_{RHA}$)	See Mode 4 description			13	ns
t_{DIF2}	Maximum ($t_{RCC} - t_{CPDL}$)	See Mode 4 description			13	ns
Refresh Parameter						
t_{RC}	Refresh Cycle Period	Figure 2	100			ns
$t_{RASINL, H}$	Pulse Width of RASIN during Refresh	Figure 2	50			ns
t_{RFPDL}	RASIN to RAS Delay during Refresh	Figure 2	35	50	70	ns
t_{RFPDH}	RASIN to RAS Delay during Refresh	Figure 2	30	40	55	ns
t_{RFLCT}	RFSH Low to Counter Address Valid	$\overline{CS} = X$, Figure 2		47	60	ns
t_{RFHRV}	RFSH High to Row Address Valid	Figure 2		45	60	ns
t_{ROHNC}	RAS High to New Count Valid	Figure 2		30	55	ns
t_{RLEOC}	RASIN Low to End-of-Count Low	$C_L = 50\text{ pF}$, Figure 2			80	ns
t_{RHEOC}	RASIN High to End-of-Count High	$C_L = 50\text{ pF}$, Figure 2			80	ns
t_{RST}	Counter Reset Pulse Width	Figure 2	70			ns
t_{CTL}	RF I/O Low to Counter Outputs All Low	Figure 2			100	ns
TRI-STATE Parameter						
t_{ZH}	\overline{CS} Low to Address Output High from Hi-Z	Figures 9, 12 $R1 = 3.5k, R2 = 1.5k$		35	60	ns
t_{HZ}	\overline{CS} High to Address Output Hi-Z from High	$C_L = 15\text{ pF}$, Figures 9, 12 $R2 = 1k, S1$ open		20	40	ns
t_{ZL}	\overline{CS} Low to Address Output Low from Hi-Z	Figures 9, 12 $R1 = 3.5k, R2 = 1.5k$		35	60	ns
t_{LZ}	\overline{CS} High to Address Output Hi-Z from Low	$C_L = 15\text{ pF}$, Figures 9, 12 $R1 = 1k, S2$ open		25	50	ns
t_{HZH}	\overline{CS} Low to Control Output High from Hi-Z High	Figures 9, 12 $R2 = 750\Omega, S1$ open		50	80	ns
t_{HHZ}	\overline{CS} High to Control Output Hi-Z High from High	$C_L = 15\text{ pF}$, Figures 9, 12 $R2 = 750\Omega, S1$ open		40	75	ns
t_{HZL}	\overline{CS} Low to Control Output Low from Hi-Z High	Figure 12, $S1, S2$ open		45	75	ns
t_{LHZ}	\overline{CS} High to Control Output Hi-Z High from Low	$C_L = 15\text{ pF}$, Figure 12, $R2 = 750\Omega, S1$ open		50	80	ns

Input Capacitance $T_A = 25^\circ\text{C}$ (Notes 2, 6)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
C_{IN}	Input Capacitance ADS, R/ \bar{C}			8		pF
C_{IN}	Input Capacitance All Other Inputs			5		pF

Note 1: "Absolute Maximum Ratings" are the values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All typical values are for $T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$.


Note 3: This test is provided as a monitor of Driver output source and sink current capability. Caution should be exercised in testing this parameter. In testing these parameters, a 15Ω resistor should be placed in series with each output under test. One output should be tested at a time and test time should not exceed 1 second.

Note 4: Input pulse 0V to 3.0V , $t_R = t_F = 2.5\text{ ns}$, $f = 2.5\text{ MHz}$, $t_{PW} = 200\text{ ns}$. Input reference point on AC measurements is 1.5V . Output reference points are 2.7V for High and 0.8V for Low.

Note 5: The load capacitance on RF I/O should not exceed 50 pF .

Note 6: Applies to all DP8408A versions unless otherwise specified.


Note 7: The DP8408-2 device can only be used with memory devices that meet the t_{RAH} specification indicated.



TL/F/8408-15

FIGURE 7. Output Load Circuit

Timing Waveform



TL/F/8408-16

FIGURE 8

Applications

If external control is preferred, the DP8408A may be used in Modes 0 or 4, as in *Figure 3*.

If basic auto access and refresh are required, then in cases where the user requires the minimum of external complexity, Modes 0 and 5 are ideal, as shown in *Figure 9a*. The DP843X2 is used to provide proper arbitration between memory access and refresh. This chip supplies all the necessary control signals to the processor as well as the DP8408A. Furthermore, two separate $\overline{\text{CAS}}$ outputs are also

included for systems using byte-writing. The refresh clock RFCK may be divided down from either RGCK using an IC counter such as the DM74LS393 or better still, the DP84300 Programmable Refresh Timer. The DP84300 can provide RFCK periods ranging from $15.4\text{ }\mu\text{s}$ to $15.6\text{ }\mu\text{s}$ based on the input clock of 2 to 10 MHz. *Figure 9b* shows the general timing diagram for interfacing the DP8408A to different microprocessors using the interface controller DP843X2.

Applications (Continued)





FIGURE 9a. Connecting the DP8408A between the 16-Bit Microprocessor and Memory

TL/F/8408-17

Applications (Continued)



*T IS MICROPROCESSOR'S CLOCK PERIOD

TL/F/8408-18

FIGURE 9b. DP8408A Auto Refresh