

5474/DM5474/DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

General Description


This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the D input may be changed while the clock is low or high without affecting the outputs as long as the data setup and hold times are not

violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

Alternate Military/Aerospace device (5474) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



TL/F/6526-1

Order Number 5474DMQB, 5474FMQB, DM5474J, DM5474W, DM7474M or DM7474N See NS Package Number J14A, M14A, N14A or W14B

Function Table

Inputs				Outputs		
PR	CLR	CLK	D	Ø	Q	
L	Н	Х	X	Н	L	
Н	L	Х	X	L	Н	
L	L	Х	X	H*	H*	
Н	Н	↑	Н	Н	L	
Н	Н	↑	L	L	Н	
Н	Н	L	X	Q_0	\overline{Q}_0	

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

↑ = Positive-going transition of the clock.

 = This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to their inactive (high) level.

Q₀ = The output logic level of Q before the indicated input conditions were established.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Dara	meter	1	DM5474			DM7474		Units
Symbol	Parameter		Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input	t Voltage	2			2			V
V _{IL}	Low Level Input	Voltage			0.8			0.8	٧
Юн	High Level Outp	ut Current			-0.4			-0.4	mA
loL	Low Level Outp	ut Current			16			16	mA
f _{CLK}	Clock Frequenc	y (Note 2)	0		15	0		15	MHz
t _W	Pulse Width	Clock High	30			30			
	(Note 2)	Clock Low	37			37			ns
		Clear Low	30			30			113
		Preset Low	30			30			
tsu	Input Setup Tim	e (Notes 1 & 2)	20↑			20↑			ns
t _H	Input Hold Time	(Notes 1 & 2)	5↑			5↑			ns
TA	Free Air Operati	ng Temperature	-55		125	0		70	°C

Note 1: The symbol (1) indicates the rising edge of the clock pulse is used for reference.

Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	V _{CC} = Min, I ₁ =	= -12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.4		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	٧
łį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I$	= 5.5V			1	mA
I _{IH}	High Level Input	V _{CC} = Max	D			40	
	Current	$V_1 = 2.4V$	Clock			80	μΑ
	l de la companya de		Clear			120	μ.
			Preset			40	
կլ	Low Level Input	V _{CC} = Max	D			-1.6	
C	Current	$V_{\parallel} = 0.4V$	Clock			-3.2	mA
		(Note 6)	Clear			-3.2	1117
			Preset			-1.6	
los	Short Circuit	V _{CC} = Max	DM54	-20		-55	mA
	Output Current	(Note 4)	DM74	-18		-55	1117
Icc	Supply Current	V _{CC} = Max (No	ote 5)		17	30	mA

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 4: Not more than one output should be shorted at a time.

Note 5: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock is grounded.

Note 6: Clear is tested with preset high and preset is tested with clear high.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	R _L = C _L =	Units	
		To (Output)	Min	Max	
f _{MAX}	Maximum Clock Frequency		15		MHz
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		40	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to Q		25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		40	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Q or Q		25	ns