DM54S194/DM74S194 4-Bit Bidirectional Universal Shift Registers

General Description

S194

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-modecontrol inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:


Parallel (broadside) load Shift right (in the direction Q_A toward Q_D) Shift left (in the direction Q_D toward Q_A) Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, high. The data are loaded into the associated flipflops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low.

Features

- Parallel inputs and outputs
- Four operating modes:
 - Synchronous parallel load Right shift Left shift Do nothing
- Positive edge-triggered clocking
- Direct overriding clear
- Typical clock frequency 105 MHz
- Typical power dissipation 425 mW



Connection Diagram

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54S	-55°C to +125°C
DM74S	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		1	DM54S194	l I	DM74S194			Units
oymbol		Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High Level Input V	oltage	2			2			v
VIL	Low Level Input V	oltage			0.8			0.8	V
IOH	High Level Output	Current			-1			-1	mA
IOL	Low Level Output	Current			20			20	mA
fCLK	Clock Frequency (Note 1)	0	105	70	0	105	70	MHz
fCLK	Clock Frequency (0	90	60	0	90	60	MHz	
tw	Pulse Width (Note 3)	Clock	7			7			ns
		Clear	12			12			115
tsu	Setup Time	Mode	11			11			ns
	(Note 3)	Data	5			5]	115
ŧн	Hold Time (Note 3	3			3			ns	
t _{REL}	Clear Release Tim	9			9			ns	
T _A	Free Air Operating	-55		125	0		70	°C	

Note 1: C_L = 15 pF, R_L = 280 \Omega, T_A = 25 ^{\circ}C and V_{CC} = 5V.

Note 2: C_L = 50 pF, R_L = 280 Ω , T_A = 25°C and V_{CC} = 5V.

Note 3: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	V
VOH	High Level Output	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	v
կ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I} = 5.5V$				1	mA
Чн	High Level Input Current	$V_{CC} = Max, V_1 = 2.7V$				50	μΑ
۱ _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$				-2	mA
los	Short Circuit	V _{CC} = Max	DM54	-40		-100	mA
	Output Current	(Note 5) DM7		-40		-100	
ICC	Supply Current	V _{CC} = Max (Note 6)			85	135	mA

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the SERIAL inputs, I_{CC} is tested with a momentary ground, then 4.5V applied to CLOCK.

Symbol	Parameter	From (Input) To (Output)					
			CL =	15 pF	C _L =	50 pF	Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		70		60		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q		12		15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		16.5		20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		18.5		23	ns

Function Table

Inputs								Out	puts				
Clear	Ma	de	Clock	Se	erial		Par	allel		QA	QB	QC	QD
olcul	S1	S0	CIOCK	Left	Right	A	в	С	D	⊶A	∽B	~C	~0
L	х	х	х	x	х	х	х	Х	Х	L	L	L	L
н	х	х	L	x	х	X	х	х	х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
н	н	н	1	x	х	a	b	с	d	a	b	С	d
н	L	н	↑	x	н	x	х	х	х	Н	Q _{An}	Q _{Bn}	Q _{Cn}
н	L	н	↑	х	L	X	х	х	х	L	Q _{An}	Q _{Bn}	Q _{Cn}
н	н	L	↑	н	х	X	х	х	х	Q _{Bn}	Q _{Cn}	QDn	н
н	н	L	↑	L	х	x	х	х	х	Q _{Bn}	QCn	QDn	L
Н	L	L	Х	х	х	Х	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

H = High Level (steady state). L = Low Level (steady state). X = Don't Care (any input, including transitions).


↑ = Transition from low to high level.

a, b, c, d = The level of steady state input at inputs A, B, C, or D, respectively.

QA0, QB0, QC0, QD0 = The level of QA, QB, QC, or QD, respectively, before the indicated steady state input conditions were established.

 $Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} = \text{The level of } Q_A, Q_B, Q_C \text{ respectively, before the most recent } \uparrow \text{ transition of the clock.}$

Logic Diagram



S194

