National Semiconductor

DM54L73 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

General Description

This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high, the data from the J and K inputs are disabled. On the negative transition of the clock, the data from the master is transferred to the slave. The logic states of the J and K inputs must not be allowed to change while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the clear input will reset the outputs regardless of the logic states of the other inputs.

TL/F/6630-1

Connection Diagram



Order Number DM54L73J or DM54L73W See NS Package Number J14A or W14B

Function Table

Inputs				Outputs		
CLR	CLK	J	к	Q	Q	
L	х	x	х	L	н	
н	л	L	L	QO	ā _o	
н	л	н	L	н	L	
н	л	L	н	L	н	
н	л	н	н	Toggle		

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

 ${\rm Q}_{\rm O}$ = The output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each complete high level clock pulse.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	8V
Input Voltage	5.5V
Storage Temperature Range	-65° C to $+150^{\circ}$ C
Operating Free Air Temperature Range	
DM54L	-55°C to +125°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter			Unite		
Cymbol			Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	V
VIH	High Level Input Voltage		2			V
VIL	Low Level Input Voltage	Clock			0.6	V
		Others			0.7	V
I _{OH}	High Level Output Current				-0.2	mA
IOL	Low Level Output Current				2	mA
fCLK	Clock Frequency (Note 2)		0		6	MHz
tw	Pulse Width (Note 2)	Clock High	100			
		Clock Low	100			ns
		Clear Low	100			
t _{SU}	Input Setup Time (Notes 1 & 2)		0↑			ns
t _H	Input Hold Time (Notes 1 & 2)		٥Ļ			ns
TA	Free Air Operating Temperature		-55		125	°C

Note 1: The symbols (\uparrow , \downarrow) indicate the edge of the clock pulse used for reference: \uparrow for rising edge, \downarrow for falling edge. Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$. L73

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)							
Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.3		v
V _{OL}	Low Level Voltage Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.15	0.3	v
կ	Input Current @ Max Input Voltage	$V_{CC} = Max$ $V_{I} = 5.5V$	J, K			100	μΑ
			Clear			200	
			Clock			200	
1 _{IH}	High Level Input	$V_{CC} = Max$ $V_{I} = 2.4V$	J, K			10	μΑ
Current	Current		Clear			20	
			Clock			-200	
կլ	Low Level Input	v Level Input $V_{CC} = Max$ rrent $V_{I} = 0.3V$	J, K			-0.18	
Current	Current		Clear			-0.36	mA
			Clock			-0.36	
los	Short Circuit Output Current	V _{CC} = Max		-3		-15	mA
Icc	Supply Current	V _{CC} = Max (Note 2)			1.5	2.88	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

L73

Note 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock is grounded.

Switching Characteristics $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	$\mathbf{R}_{\mathbf{L}} = 4 \mathbf{k} \Omega,$		
		To (Output)	Min	Max	Units
fMAX	Maximum Clock Frequency		6		MHz
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		150	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to \overline{Q}		75	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or \overline{Q}	10	75	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or \overline{Q}	10	150	ns