

# SPECIFICATIONS

# ELECTRICAL


At V<sub>DD</sub> = +5V; V<sub>REFA,B</sub> = + 10V, I<sub>OUT</sub> = GND = 0V: T = Full Temperature Range specification under Absolute Maximum Ratings unless otherwise noted.

		DAC7528P, U DAC7528PB, UB			3, UB	1				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS	
DC ACCURACY (9) Resolution	N		8			- 8			Bits	~
Relative Accuracy	INL	,			±1			±1/2	LSB	37528
Differential Nonlinearity	DNL	Guaranteed Monolithic Over Temp		· ·	ं±1			±1/2	LSB	
FS Gain Error (2)		$T_A = +25^{\circ}C$			. ±2			±1	LSB	~
		$T_A = T_{MIN}$ to $T_{MAX}$			±4			±2	LSB	
Gain Tempco (2)(3)	000	NU INT OTO		±2 0.001	±35		-	-	ppm/°C	
Supply Rejection	PSR	$\Delta V_{DO} = \pm 5\%, T_A = +25^{\circ}C$		0.001	0.01 0.01		-	-	%F\$R/% %F\$R/%	
Output Leakage Current (CUTA)	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	$T_A = T_{MIN}$ to $T_{MAX}$		0.001	10.01 ±50		-		%FSH/% nA	
Culput Leakage Cultern (COTR)		DACA = $00_{16}$ , $T_A = +25^{\circ}C$ $T_A = T_{MIN}$ to $T_{MAX}$			±200				nA	
Output Leakage Current (OUTB)		$DACB = 00_{16} T_A = +25^{\circ}C$			±50			-	nA	-
		$T_A = T_{MIN}$ to $T_{MAX}$			±200				nA	3
REFERENCE INPUT			÷.,							
Input Resistance		(V <sub>REFA</sub> , V <sub>REFB</sub> )	. 8	10	15		<u> </u>	_	kΩ	
Input Resistance Match		(VREFA, VREFE)		,	±1		-		%	RS
DYNAMIC PERFORMANCE										Œ
Output Current Settling Time to 1/2 LS	В	Enable Pins Low T <sub>A</sub> = +25°C			180	1		_	ns	Π
		Load = $100\Omega/13pF$ , $T_A = T_{MIN}$ to $T_{MAX}$			200			-	ns	
Digital-to-Analog Propagation Delay		Enable Pins Low T <sub>4</sub> = +25°C			80			-	ns	05
to 90% of Output		Load = 100 $\Omega$ /13pF, T <sub>A</sub> = T <sub>MN</sub> to T <sub>MAX</sub>			100		1		ns	11
Digital-to-Analog Impulse				125			-		nVs	
AC Feedthrough		VREFA = 20Vpp Sinewave, TA = +25°C			-70				dB	-
(VREFA to OUTA)		100kHz, $V_{\text{REF8}} \approx 0V$ , $T_{\text{A}} = T_{\text{MIN}}$ to $T_{\text{MAX}}$ $V_{\text{REFA}} = 20Vpp$ Sinewave, $T_{\text{A}} = +25^{\circ}C$			-65 70				dB	
AC Feedthrough (VALEFE to OUTB)		$V_{REFA} = 20V\rho p Sinewave, T_A = +25^{\circ}C$ 100kHz, $V_{REFB} = 0V$ , $T_A = T_{MIN}$ to $T_{MAX}$			-70				dB dB	Ö
Channel-to-Channel Isolation		$V_{REFA} = 20Vpp$ Sinewave, 100kHz,		-90	-05		_		dB	0
(V <sub>REFA</sub> to OUTB)		$V_{REFA} = 2000 \text{pp Sinewave, tookerz,}$ $V_{REFA} = 0V, Both DACs = FF_{16}$		-90			-		uB ·	
Channel-to-Channel Isolation		$V_{REFB} = 20Vpp$ Sinewave 100kHz,		-90			_		dB	<b>U</b>
(VREFS to OUTA)		V <sub>REFA</sub> = 0V, Both DAÇs = FF <sub>18</sub>								0
Digital Crosstalk	N	leasured With Code Transition 0016 to Fl	F13	30			-		nVs	
Harmonic Distortion	THD	V <sub>IN</sub> = 6Vrms at 1kHz		-85			-		dB	•
ANALOG OUTPUTS										2
OUTA capacitance	COUTA	$DAC = 00_{16}$			50			-	pF	4
		$DAC = FF_{16}$			120			-	pF	
OUTB capacitance	Cours	$DAC = 00_{16}$			50			-	pF	0
		DAC = FF <sub>16</sub>			120			-	pF	Ĩ
DIGITAL INPUTS										
Input High Voltage	V <sub>tH</sub> V <sub>K</sub>		2.4			-			v	
Input Low Voltage					0.8		1	-	۷.	
Input Current	l <sub>in</sub>	$T_A = +25^{\circ}C$			±1			-	μA	
Innut Connellance (4)	~	$T_A = T_{MIN}$ to $T_{MAX}$		;	±10			-	μA	5
Input Capacitance (4)	C <sub>N</sub>	All Digital Inputs			10			-	pF	DIGITAL-TO-ANALOG CONVER
POWER REQUIREMENTS										
Supply Current	i <sub>op</sub>	Digital Inputs = $V_{H}$ or $V_{L}$ , $T_{A}$ = +25°C			1			-	mA	
		$T_A = T_{MAN}$ to $T_{MAX}$ Digital Inputs = 0V or $V_{DD}$ , $T_A = +25^{\circ}C$			1 100				mA µA	
		$T_{A} = T_{MEV} \text{ to } T_{MAX}$			500		. •	-	μA	
	00/ 1								, par	
SWITCHING CHARACTERISTICS (10			200							
Chip Select To Write Setup Time	t <sub>¢s</sub>	$T_A = +25^{\circ}C$	200 230			_			ns ns	
Chip Select To Write Hold Time	t <sub>сн</sub>	$T_A = T_{MIN}$ to $T_{MAX}$ $T_A = +25^{\circ}C$	230						ns	
	- PCH	$T_A = T_{MIN}$ to $T_{MXX}$	30			· _			ns	
DAC Select To Write Setup Time	t <sub>as</sub>	$T_A = +25^{\circ}C$	200						ns	
		$T_A = T_{MN}$ to $T_{MAX}$	230			-			ns	
DAC Select To Write Hold Time	t <sub>airi</sub>	T <sub>A</sub> = +25°C	20			-	1		ns	
		$T_A = T_{MIN}$ to $T_{MAX}$	30			-			ns	
Write Pulse Width	t <sub>wR</sub>	$T_A = +25^{\circ}C$	180			-			ns	
		$T_A = T_{MBN}$ to $T_{MAX}$	200			-	1.1		ns-	
		T								
Data Setup Time	t <sub>os</sub>	T <sub>A</sub> = +25°C	110	_	_	-		_	ns	_
Data Setup Time Data Hold Time	t <sub>os</sub>	$T_A = +25^{\circ}C$ $T_A = T_{MIN}$ to $T_{MAX}$ $T_A = +25^{\circ}C$	110 130 0			-			ns ns ns	

NOTES: (1) Specifications apply to both DACs. (2) Gain error is measured using internal feedback resistor. Full Scale Range (FSR) = V<sub>REF</sub>. (3) Guarantee not tested. (4) These characteristics are for design guidance only and are not subject to test.

Burr-Brown IC Data Book—Data Conversion Products

3.203



# For Immediate Assistance, Contact Your Local Salesperson

ELECTRICAL, (DICE)

At Vop = +5V; VREFA B = +10V; I out - GND = 0V; T = Full Temperature Range specification under Absolute Maximum Ratings unless otherwise not

				DAC7528AD		
PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY (i)					T	
Resolution	N		8			Bits
Relative Accuracy	INL				±1 ·	LSB
Differential Nonlinearity	DNL	Guaranteed Monolithic Over Temp			±t	LSB
FS Gain Error (2)		T, = +25°C		- A	±2	ĽSB
		$T_A = T_{MN}$ to $T_{MAX}$			±4	LSB
Gain Tempco (2.3)				±2	±35	ppm/°C
Supply Rejection	PSR	$\Delta V_{ro} = \pm 5\%$ , T <sub>4</sub> = +25°C		0.001	0.01	%FSR/%
		$T_A = T_{MMN}$ to $T_{MAX}$		0.001	0.01	%FSR/%
Output Leakage Current (OUTA)		$DACA = 00_{16} T_{4} = +25^{\circ}C$			±50	nA
		$T_A = T_{MMN}$ to $T_{MAX}$			±200	nA
Output Leakage Current (OUTB)		$DACB = 00_{16} T_{A} = +25^{\circ}C$			±50	nA
		$T_A = T_{MM}$ to $T_{MAX}$			±200	nA
REFERENCE INPUT						
Input Resistance		(VREFA, VREFA)	: 8	10	15	kΩ
Input Resistance Match		(VREFA, VREFB)			±1	%

NOTES: (1) Specifications apply to both DACs. (2) Gain error is measured using internal feedback resistor. Full Scale Range (FSR) = V<sub>REF</sub>. (3) Guaranteed, but no tested. (4) These characteristics are for design guidance only and are not subject to test.

# PACKAGE INFORMATION(1)


MODEL	PACKAGE	PACKAGE DRAWING NUMBER
DAC7528P	20-Pin Plastic DIP	222
DAC7528PB	20-Pin Plastic DIP	222
DAC7528U	20-Pin SOIC	221
DAC7528UB	20-Pin SOIC	221

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

MODEL	INL	PACKAGE	TEMPERATURE RANGE
DAC7528P	±1LSB	20-Pin Plastic DIP	
DAC7528PB	±1/2LSB	20-Pin Plastic DIP	
DAC7528U	±1LSB	20-Pin SOIC	
DAC7528UB	±1/2LSB	20-Pin SOIC	

## PIN CONFIGURATION



3.204

## ABSOLUTE MAXIMUM RATINGS

	· · · ·
V <sub>p0</sub> to GND V <sub>REFA.8</sub> to GND	0V, +7V
VREFA B to GND	<u>±25</u> V
R <sub>FAB</sub> to GND	±25V
Digital Input Voltage Range	0.3V to V <sub>ap</sub>
Output Voltage (pins 2, 20)	0.3V to V <sub>pp</sub>
Operating Temperature Range U,P	-40°C to +85°C
DICE	
Junction Temperature	+150°C
Classes Temperature	000 An . 1E000
Lead Temperature (soldering, 10s)	+300°C
e. U package	
P package	
θ <sub>JC</sub> U package	
P package	35°C/W
IOTES: A is specified for worst once mounting conditions i	a A is specified


NOTES:  $\theta_{\mu}$  is specified for worst case mounting conditions, i.e.,  $\theta_{\mu}$  is specific for device in socket for PDIP package.

AUTION: (1) Do not apply voltages higher than V<sub>pp</sub> or less than GND potential on any terminel except V<sub>m27AB</sub> (pins 4 and 18) and R<sub>mat</sub> (pins 3 and 19). (2) The digital control inputs are zener-protected: however, permanent damage may occur on unprotected units frem high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use. (3) Use proper anti-static handling procedures. (4) Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

# ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.



NOTE: All input signal rise and fall times are measured from 10% to 90% of V<sub>20</sub>. V<sub>20</sub> = +5V, t<sub>t</sub> = t<sub>f</sub> = 20ns; V<sub>20</sub> = +15V, t<sub>t</sub> = t<sub>f</sub> = 40ns. Timing measurement reference level is (V<sub>11</sub> + V<sub>11</sub>)/2.

## MODE SELECTION TABLE

DAC A/DAC B	ĈŜ	WR	DAC A	DAC B	] ý
L H	L	L	WRITE	HOLD WRITE	ı T
X · · · · · · · · · · ·	H X	· X.	HOLD	HOLD	

Digital inputs: All digital inputs of the DAC7528 incorporate on-chip ESD protection circuitry. This protection is designed and has been tested to withstand five 2500V positive and negative discharges (100pF in series with 1500 $\Omega$ ) applied to each digital input.


Analog Pins: Each analog pin has been tested to Burr-Brown's analog ESD test consisting of five 1000V positive and negative discharges (100pF in series with 1500Ω) applied to each pin.  $R_{FBA}$ ,  $V_{REFA}$ ,  $R_{FBB}$ , and  $V_{REFB}$  show some sensitivity.

# DIGITAL-TO-ANALOG CONVER

3

# **TYPICAL PERFORMANCE CURVES**





# For Immediate Assistance, Contact Your Local Salesperson

# DISCUSSION OF SPECIFICATIONS

## **RELATIVE ACCURACY**

This term, also known as end point linearity or integral linearity, describes the transfer function of analog output to digital input code. Relative accuracy describes the deviation from a straight line, after zero and full scale errors have been adjusted to zero.

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the deviation from an ideal 1LSB change in the output when the input code changes by 1LSB. A differential nonlinearity specification of 1LSB maximum guarantees monotonicity.

#### GAIN ERROR

Gain error is the difference between the full-scale DAC output and the ideal value. The ideal full scale output value for the DAC7528 is  $-(255/256)V_{REF}$ . Gain error may be adjusted to zero using external trims as shown in Figure 4.

#### **OUTPUT LEAKAGE CURRENT**

The current which appears at  $I_{\text{OUT}\,\text{A}}$  and  $I_{\text{OUT}\,\text{B}}$  with the DAC loaded with all zeros.

## OUTPUT CAPACITANCE

The parasitic capacitance measured from  $I_{\text{OUT}\,\text{A}}$  or  $I_{\text{OUT}\,\text{B}}$  to AGND.

#### CHANNEL-TO-CHANNEL ISOLATION

The AC output error due to capacitive coupling from DAC A to DAC B or DAC B to DAC A.

#### AC FEEDTHROUGH ERROR

The AC output error due to capacitive coupling from  $V_{\text{REF}}$  to  $I_{\text{OUT}}$  with the DAC loaded with all zeros.

#### OUTPUT CURRENT SETTLING TIME

The time required for the output current to settle to within  $\pm 0.195\%$  of final value for a full scale step.

#### DIGITAL-TO-ANALOG IMPULSE

The integrated area of the glitch pulse measured in nanovoltseconds. The key contributor to digital-to-analog glitch is charge injected by digital logic switching transients.

#### DIGITAL CROSSTALK

Glitch impulse measured at the output of one DAC but caused by a full scale transition on the other DAC. The integrated area of the glitch pulse is measured in nanovoltseconds.

# CIRCUIT DESCRIPTION

Figure 1 shows a simplified schematic of one half of a DAC7528. The current from the  $V_{REF}$  A pin is switched between  $I_{OUT A}$  and AGND by 8 single-pole double-throw CMOS switches. This maintains a constant current in each leg of the ladder regardless of the input code. The input resistance at  $V_{REFA}$  is therefore constant and can be driven by either a voltage or current, AC or DC, positive or negative polarity, and have a voltage range up to ±20V.




FIGURE 1. Equivalent Circuit for DAC A.

A CMOS switch transistor, included in series with the ladder terminating resistor and in series with the feedback resistor,  $R_{\rm FB}$   $_{\rm A}$ , compensates for the temperature drift of the ON resistance of the ladder switches.

Figure 2 shows an equivalent circuit for DAC A.  $C_{oUT}$  is the output capacitance due to the N-channel switches and varies from about 30pF to 70pF with digital input code. The current source  $I_{LKG}$  is the combination of surface and junction leakages to the substrate.  $I_{LKG}$  approximately doubles every 10°C.  $R_0$  is the equivalent output resistance of the D/A and it varies with input code.




FIGURE 2. Simplified Circuit Diagram for DAC A.

# INSTALLATION

#### ESD PROTECTION

All digital inputs of the DAC7528 incorporate on-chip ESD protection circuitry. This protection is designed to withstand 2.5kV (using the Human Body Model, 100pF and 1500Ω). However, industry standard ESD protection methods should be used when handling or storing these components. When not in use, devices should be stored in conductive foam or rails. The foam or rails should be discharged to the destination socket potential before devices are removed.

3.206



## POWER SUPPLY CONNECTIONS

The DAC7528 is designed to operate on  $V_{DD} = +5V \pm 10\%$ . For optimum performance and noise rejection, power supply decoupling capacitors  $C_D$  should be added as shown in the application circuits. These capacitors (1µF tantalum recommended) should be located close to the D/A. AGND and DGND should be connected together at one point only, preferably at the power supply ground point. Separate re-turns minimize current flow in low-level signal paths if properly connected. Output op amp analog common (+ input) should be connected as near to the AGND pin of the DAC7528 as possible.

#### WIRING PRECAUTIONS


To minimize AC feedthrough when designing a PC board, care should be taken to minimize capacitive coupling between the  $V_{\text{REF}}$  lines and the  $I_{\text{OUT}}$  lines. Similarly, capacitive coupling between DACs may compromise the channel-tochannel isolation. Coupling from any of the digital control or data lines might degrade the glitch and digital crosstalk performance. Solder the DAC7528 directly into the PC board without a socket. Sockets add parasitic capacitance (which can degrade AC performance).

#### AMPLIFIER OFFSET VOLTAGE

The output amplifier used with the DAC7528 should have low input offset voltage to preserve the transfer function linearity. The voltage output of the amplifier has an error component which is the offset voltage of the op amp multiplied by the "noise gain" of the circuit. This "noise gain" is equal to  $(R_F/R_0 + 1)$  where  $R_0$  is the output impedance of the D/A  $I_{OUT}$  terminal and  $R_F$  is the feedback network impedance. The non-linearity occurs due to the output impedance varying with code. If the 0 code case is excluded (where  $R_0$ = infinity), the Ro will vary from R to 3R providing a "noise gain" variation between 4/3 and 2. In addition, the variation of  $R_o$  is non-linear with code, and the largest steps in  $R_o$ occur at major code transitions where the worst differential non-linearity is also likely to be experienced. The nonlinearity seen at the amplifier output is  $2V_{os} - 4V_{os}/3 = 2V_{os}/3$ . Thus, to maintain good non-linearity the op amp offset should be much less than 1/2LSB.

#### UNIPOLAR CONFIGURATION

Figure 3 shows DAC7528 in a typical unipolar (two-quadrant) multiplying configuration. The analog output values versus digital input code are listed in Table I. The operational amplifiers used in this circuit can be single amplifiers such as the OPA602, or a dual amplifier such as the OPA2107. C1 and C2 provide phase compensation to minimize settling time and overshoot when using a high speed operational amplifier.





If an application requires the D/A to have zero gain error, the circuit shown in Figure 4 may be used. Resistors R2 and R4 induce a positive gain error greater than worst-case initial negative gain error. Trim resistors R1 and R3 provide a variable negative gain error and have sufficient trim range to correct for the worst-case initial positive gain error plus the error produced by R2 and R4.


#### **BIPOLAR CONFIGURATION**

Figure 5 shows the DAC7528 in a typical bipolar (fourquadrant) multiplying configuration. The analog output val-ues versus digital input code are listed in Table II.

The operational amplifiers used in this circuit can be single amplifiers such as the OPA602, a dual amplifier such as the OPA2107, or a quad amplifier like the OPA404. C1 and C2 provide phase compensation to minimize settling time and overshoot when using a high speed operational amplifier. The bipolar offset resistors R1-R3 and R4-R6 should be ratio-matched to 0.195% to ensure the specified gain error performance.

Burr-Brown IC Data Book—Data Conversion Products

3.207



DATA INPUT	ANALOG OUTPUT
MSB ↓ ↓ LSB 1111 1111 1000 0000 0000 0001 0000 0000	V <sub>R67</sub> (255/256) V <sub>R67</sub> (255/256) = -1/2V <sub>R67</sub> V <sub>R67</sub> (1/256) 00/

TABLE I. Unipolar Output Code.

DATA INPUT	ANALOG OUTPUT
MSB ↓ ↓ LSB 1111 1111 1000 0001 1000 0000 0111 1111 0000 0000	+V <sub>REF</sub> (127/128) +V <sub>REF</sub> (1/128) 0V -V <sub>REF</sub> (1/1/128) -V <sub>REF</sub> (127/128)

TABLE II. Bipolar Output Code.

FIGURE 4. Unipolar Configuration with Gain Trim.





FIGURE 5. Bipolar Configuration 4 Quadrant Multiplication.

3.208





# SPECIFICATIONS

# ELECTRICAL


At V<sub>DD</sub> = +5V; V<sub>REFA.8</sub> = + 10V: I<sub>OUT</sub> = GND = 0V: T = Full Temperature Range specification under Absolute Maximum Ratings unless otherwise noted.

					DAC7528P, U		DAC7528PB, UB			-	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS		
DC ACCURACY (1)											
Resolution	N		8			- 8			Bits	60	
Relative Accuracy	INL				±1			±1/2	LSB	$\sim$	
Differential Nonlinearity	DNL	Guaranteed Monolithic Over Temp			±1			±1/2	LSB	AC7528	
FS Gain Error (2)		$T_A = +25^{\circ}C$			. ±2			±1	LSB		
Gain Tempco (2)(3)		$T_A = T_{MIN}$ to $T_{MAX}$		±2	±4 ±35			±2	LSB	Ö	
Supply Rejection	PSR	$\Delta V_{DD} = \pm 5\%$ , $T_A = +25^{\circ}C$		0.001	±35 0.01		-	· _	ppm/°C %FSR/%		
Supply Rejection	PSR	$\Delta V_{DD} = \pm 3\%, I_A = \pm 25\%$		0.001	0.01		-	-	%FSR/%		
Output Leakage Current (OUTA)		$T_{A} = T_{MNN}$ to $T_{MAX}$ DACA = 00 <sub>16</sub> . $T_{A} = +25^{\circ}C$		0.001	±50		-		%FSN/%		
Culput Leakage Culterit (COTA)		DAGA = $00_{10}$ T <sub>A</sub> = +25°C T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	1.		±200	- 1 A		-	nA		
Output Leakage Current (OUTB)		$DACB = 00_{16}, T_A = +25^{\circ}C$	S		±50				'nA		
Cupar Lourage Consin (COTD)		$T_{A} = T_{MN} \text{ to } T_{MAX}$			±200				nA	3	
REFERENCE INPUT					11100					-	
Input Resistance					15				10		
Input Resistance Input Resistance Match		(V <sub>REFA</sub> , V <sub>REFB</sub> )	. 8	10	15	-		-	kΩ %	()	
		(V <sub>REFA</sub> , V <sub>REFB</sub> )			±1				76		
DYNAMIC PERFORMANCE (*)										DIGITAL-TO-ANALOG CONVERTERS	
Output Current Settling Time to 1/2 LS	В	Enable Pins Low $T_A = +25^{\circ}C$			180			- 1	ns	m	
		Load = 100 $\Omega$ /13pF, T <sub>A</sub> = T <sub>MN</sub> to T <sub>MAX</sub>			200			-	ns		
Digital-to-Analog Propagation Delay		Enable Pins Low T <sub>A</sub> = +25°C			80			-	ns	1.	
to 90% of Output		Load = 100 $\Omega$ /13pF, T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>			100			- :	ns		
Digital-to-Analog Impulse				125			-		nVs		
AC Feedthrough		$V_{REFA} = 20Vpp$ Sinewave, $T_A = +25^{\circ}C$			-70				dB		
(V <sub>REFA</sub> to OUTA) AC Feedthrough		$ \begin{array}{l} 100 \text{ kHz}, \text{V}_{\text{REFR}} = 0\text{ V},  \text{T}_{\text{A}} = \text{T}_{\text{MIM}} \text{ to } \text{T}_{\text{MAY}} \\ \text{V}_{\text{REFA}} = 20 \text{ Vp} \text{ Sinewave},  \text{T}_{\text{A}} = +25^{\circ}\text{C} \\ 100 \text{ kHz},  \text{V}_{\text{REF0}} = 0\text{ V},  \text{T}_{\text{A}} = \text{T}_{\text{MIN}} \text{ to } \text{T}_{\text{MAX}} \end{array} $			-65				dB	6	
AC Feedthrough		$V_{\text{REFA}} = 20 \text{Vpp Sinewave, } T_{\text{A}} = +25^{\circ}\text{C}$			-70				dB	Q	
(V <sub>REFB</sub> to OUTB)		TOURHZ, $V_{\text{REFB}} = 0V$ , $T_A = T_{\text{MN}}$ to $T_{\text{MAX}}$ .			-65				dB	C C	
Channel-to-Channel Isolation		V <sub>REFA</sub> = 20Vpp Sinewave, 100kHz,		-90			-		dB		
(V <sub>REFA</sub> to OUTB) Channel-to-Channel Isolation		$V_{REFB} = 0V$ , Both DACs = FF <sub>16</sub> $V_{REFB} = 20Vpp$ Sinewave 100kHz,		90					dB	Θ	
(V <sub>REFB</sub> to OUTA)		V <sub>REF8</sub> = 20Vpp Sinewave 100kHz, V <sub>REFA</sub> = 0V, Both DACs = FF <sub>16</sub>		-90			-		đB	0	
Digital Crosstalk		$v_{REFA} = 0V$ , Both DACs = PP <sub>16</sub> easured With Code Transition 00 <sub>18</sub> to Fi		30					nVs		
Harmonic Distortion	тнр ″	$V_{\rm N} = 6V {\rm rms}$ at 1kHz	16	-85					dB		
				-00				<u> </u>			
	-									4	
OUTA capacitance	COUTA	$DAC = 00_{16}$			50			-	pF	4	
	0	$DAC = FF_{1s}$			120			-	pF		
OUTB capacitance	COUTB				50			-	pF pF pF	0	
		DAC = FF <sub>16</sub>			120			-	p⊦		
DIGITAL INPUTS		:									
Input High Voltage	V <sub>IH</sub> V <sub>IL</sub>		2.4			-			v		
Input Low Voltage					0.8			~	v		
Input Current	I <sub>IN</sub>				±1			-	μA		
		$T_A = T_{MIN}$ to $T_{MAX}$			±10			-	μ <b>A</b>	(5	
Input Capacitance (4)	C <sub>N</sub>	All Digital Inputs			10			-	pF		
POWER REQUIREMENTS											
Supply Current	1 <sub>00</sub>	Digital Inputs = V <sub>IH</sub> or V <sub>L</sub> , T <sub>A</sub> = +25°C			1			-	mA		
		$T_A = T_{MMN}$ to $T_{MAX}$ Digital Inputs = 0V or $V_{DD}$ , $T_A = +25^{\circ}C$			1			-	mA		
					100			-	μA		
		$T_A = T_{MIN}$ to $T_{MAX}$		1	500			-	μA		
SWITCHING CHARACTERISTICS (10	0% tested)										
Chip Select To Write Setup Time	t <sub>cs</sub>	$T_{A} = +25^{\circ}C$	200			_			ns		
	<b>~</b>	$T_A = T_{MN}$ to $T_{MAX}$	230			_			ns		
Chip Select To Write Hold Time	t <sub>OH</sub>	T <sub>x</sub> = +25°C	20			_			ns		
	424	$T_A = T_{MIN}$ to $T_{MAX}$	30			-			ns		
DAC Select To Write Setup Time	tas	$T_A = +25^{\circ}C$	200			_			ns		
	100	$T_A = T_{MN}$ to $T_{MAX}$	230			_			ns		
DAC Select To Write Hold Time	tán	$T_A = +25^{\circ}C$	20			-	3		ns		
		$T_A = T_{MRN}$ to $T_{MAX}$	30						ns		
		T <sub>A</sub> = +25°C	180			-			ns		
Write Pulse Width	t <sub>wn</sub>	A= +23.0									
Write Pulse Width	1 <sub>WR</sub>	$T_A = T_{MIN}$ to $T_{MAX}$	200			-	· · · .		ns		
Write Pulse Width Data Setup Time	t <sub>os</sub>	$T_A = T_{MIN}$ to $T_{MAX}$ $T_A = +25^{\circ}C$	110			-	· · · · .				
		$T_A = T_{MIN}$ to $T_{MAX}$				- - -	· · · · .		ns		

NOTES: (1) Specifications apply to both DACs. (2) Gain error is measured using internal feedback resistor. Full Scale Range (FSR) = V<sub>REF</sub>. (3) Guaranteed, b not tested. (4) These characteristics are for design guidance only and are not subject to test.

Burr-Brown IC Data Book—Data Conversion Products

3.203



# ELECTRICAL, (DICE)

At Vpc = +5V; Vner4.a = +10V; Iout = GND = 0V: T = Full Temperature Range specification under Absolute Maximum Ratings unless otherwise not

				DAC7528AD		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (i)						
Resolution	N		8			Bits
Relative Accuracy	INL				±1	LSB
Differential Nonlinearity	DNL	Guaranteed Monolithic Over Temp			±1	LSB
FS Gain Error (2)		T <sub>4</sub> = +25°C			±2	LSB
		$T_A = T_{max}$ to $T_{max}$			±4	LSB
Gain Tempco (2.3)				±2	±35	ppm/°C
Supply Rejection	PSR	$\Delta V_{nn} = \pm 5\%$ , $T_{A} = +25^{\circ}C$		0.001	0.01	%FSR/%
		$T_A = T_{MBN}$ to $T_{MAX}$		0.001	0.01	%FSR/%
Output Leakage Current (OUTA)		$DACA = 00_{10} T_{A} = +25^{\circ}C$			±50	nA
		$T_A = T_{MMM}$ to $T_{MAX}$			±200	nA
Output Leakage Current (OUTB)		DACB = 0016 TA = +25°C			±50	nA
		$T_A = T_{MN}$ to $T_{MAX}$			±200	nA
REFERENCE INPUT						
Input Resistance		(VREFA, VREFB)	: 8	10	15	kΩ
Input Resistance Match		(VREFA, VREFB)			±1	%

NOTES: (1) Specifications apply to both DACs. (2) Gain error is measured using internal feedback resistor. Full Scale Range (FSR) = V<sub>REF</sub>. (3) Guaranteed, but not tested. (4) These characteristics are for design guidance only and are not subject to test.

# PACKAGE INFORMATION(1)


MODEL	PACKAGE	PACKAGE DRAWING NUMBER
DAC7528P	20-Pin Plastic DIP	222
DAC7528PB	20-Pin Plastic DIP	222
DAC7528U	20-Pin SOIC	221
DAC7528UB	20-Pin SOIC	221

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

# ORDERING INFORMATION

MODEL	INL	PACKAGE	TEMPERATURE RANGE
DAC7528P DAC7528PB DAC7528U DAC7528UB	±1LSB ±1/2LSB ±1LSB ±1/2LSB	20-Pin Plastic DIP 20-Pin Plastic DIP 20-Pin SOIC 20-Pin SOIC	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C

# PIN CONFIGURATION



# 3.204