

Or, Call Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS

ELECTRICAL T_A = 25°C, V_{CC} = V_{DD} = 5.0V, V_{REF} = internal or external 2.500V, with external I/V amp using internal feedback resistor and suitable op-amp unless otherwise noted.

| | DAC1204U, DAC1214U | | DAC1204UB, DAC1214UB | | | | | |
|---|--------------------|--------------|----------------------|------|-----------------|------|----------------------------|--------|
| PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS | 1 |
| DIGITAL INPUT | | | | | | | | 2 |
| Resolution | | 12 | | | • | | Bits | 5 |
| V | 2.0 | | 50 | | | | v | Z |
| Vill | 0 | | 0.8 | • | | • | v | s N |
| Digital Input Current | | | | | | | | |
| $I_{\rm H}$ at $V_{\rm H} = 5V$ | | | 10 | | | | μΑ | Ö |
| Maximum Input Clock Frequency | 10 | | 100 | • | | | MHz | |
| Input Pulse Width | | | | | | | | |
| $T_{WH}^{(1)}$ | 40 | | | | | | ns | |
| Input Set-up Time(1) | 40 | | 20 | | | • • | ns | 2 |
| Input Hold Time ⁽¹⁾ | | | 20 | | | • | ns | 3 |
| TRANSFER CHARACTERISTICS | | | | | | | | |
| DC ACCURACY | • | | | | | | | ŝ |
| Integral Linearity Error | 1.0 | | +1.0 | -0.5 | | +0.5 | LSB | Č. |
| Gain Error ⁽²⁾ | -8.0 | | +8.0 | -4.0 | | +0.5 | LSB | m |
| Bipolar Zero Error ⁽²⁾ | -4.0 | | +4.0 | -2.0 | | +2.0 | LSB | |
| Unipolar Zero Error ⁽²⁾ (DAC1214 Only) | -2.0 | | +2.0 | -1.0 | Cuerrente a | +1.0 | LSB | Œ |
| | | Guarani960 | | | Guaranteet | | | |
| Integral Linearity Error | | 1.0 | TBD | | 0.5 | TBD | I SB | \geq |
| Differentiat Linearity Error | | 1.0 | TBD | | 0.5 | TBD | LSB | X |
| Gain Error ⁽²⁾ | | 8.0 | TBD | | 4.0 | TBD | LSB | l Ö |
| Bipolar Zero Error ⁽²⁾ | | 4.0 | TBD | | 2.0 | TBD | LSB | 0 |
| | | 2.0 | TED | | 1.0 | | LSB | 5 |
| Gain Drift ⁽²⁾ with External V | | +10 | TRO | | | TRD | nom/°C | ŏ |
| Gain Drift ⁽²⁾ with Internal V _{REF} | | ±25 | TBD | e: | • | TBD | ppm/°C | |
| Bipolar Zero Drift ⁽²⁾ with External/Internal V _{REF} | | ±5 | TBD | | • | TBD | ppm FSR/°C | 4 |
| Unipolar Zero Drift ⁽²⁾ with External/Internal V _{REF} (DAC1214 Only) | | ±5 | TBD | | • | TBD | ppm FSR/°C | Z |
| AC PERFORMANCE | | | | | | | | |
| Settling Time; (to 0.012% of FSR, Load to I _{OUT}) | | 500 | | | | | ns nV-s | L L |
| Crosstalk; ⁽³⁾ | | 20 | | | | | 114-5 | 2 |
| Digital-to-Analog | •. | 20 | | | • | | nV-s | |
| Channel-to-Channel | | -78 | | | • | | dB | |
| REFERENCE | 0.45 | 0.50 | 0.55 | | | | | |
| External Reference Current Drain at Varra = 2,500V | 2.45 | 2.50 | 2.55 | | | | v uA | |
| | | 1.0 | | | | | , <u></u> , | 5 |
| Voltage Output Configuration | | | | | | | | |
| Bipolar Range | | | | | | | | |
| DAC1204 | | ±10 | | | : | | v | |
| Unipolar Bange | | 15 | | | | | v | |
| DAC1214 | | 0 to +10 | | | • | | v | |
| Output Impedance at Output to Ground | | 1.0 | | | : | | kΩ | |
| | Inde | minite to Gr | l | | | | | |
| POWER SUPPLY REQUIREMENTS | | | | | | | | |
| Supply Voltage | 4 75 | 5.00 | E 25 | | | | V | |
| Supply Current (No Load) | 4./5 | 5.00 | 5.25 | | | | v | |
| $I_{CC} + I_{DD} (V_{CC} \approx V_{OD} \approx 5.0V)$ | | 20 | TBD | | • | • | mA | |
| Power Dissipation | | 100 | TBD | | | • | mW | |
| | | ±0.001 | | | | ļ` | % OT FSH/% V _{CC} | |
| TEMPERATURE RANGE | 0 | | 70 | • | | • | °C | |
| Operating | -40 | | +85 | • | | + | °Č | |
| Storage | -55 | | +125 | • | | • | °C | |

NOTES: (1) See serial interface timing for details. (2) Offset, linearity and CMRR of external Op-Amp influence each performance. (3) Specified condition (Clock/Signal frequency. Op-Amp, Band-Width, etc.) should be determined.

BURR-BROWN* Burr-Brown IC Data Book-Data Conversion Products

3.135



Or, Call Customer Service at 1-800-548-6132 (USA Only)

ABSOLUTE MAXIMUM RATINGS

| | ۴' |
|-----------------------------------|-------------------------------|
| V _{DD} to DGND | 0 to +6V |
| V _{CC} to AGND | 0 to +6V |
| AGND to DGND | ±0.3V |
| Digital Input to DGND | -0.3V to +Vpp +0.3V |
| External Voltage applied to; | |
| Internal Feed-back Resistor | ±25V |
| VREF IN | 0.3V to V _{CC} +0.3V |
| -Out/+Out | 0.3V to V _{CC} +0.3V |
| Lead Temperature; (soldering, 5s) | +260°C |
| (reflow, 10s) | +235°C |
| Max Junction Temperature | |

NOTE m Ratinos" i nt da to the Evo e to ab

ORDERING INFORMATION

| MODEL | OUTPUT RANGE | LINEARITY ERR | PACKAGE |
|--|--|--------------------------------------|--|
| DAC1204U DAC1204UB DAC1214U DAC1214U DAC1214UB | ±10V ±10V ±5V, 0 to 10V ±5V, 0 to 10V | ±1LSB ±0.5LSB ±1LSB ±0.5LSB | 28-Pin SOIC 28-Pin SOIC 28-Pin SOIC 28-Pin SOIC |

PA

| ACKAGE INF | ORMATION(1) | |
|--------------|-------------|---------------------------|
| MODEL | PACKAGE | PACKAGE DRAWING NUMBER |
| DAC1204U, UB | 28-Pin SOIC | 809 |
| DAC1204UB | 28-Pin SOIC | . 809 |
| DAC1214U | 28-Pin SOIC | 809 |
| DAC1214UB | 28-Pin SOIC | 809 |

NOTE: (1) For detailed drawing and dime sheet, or Appendix D of Burr-Brown IC Da se see end of dat

PIN DESCRIPTIONS

| .PiN | NAME | FUNCTION |
|------|-------------------|--|
| 1 | -OUTA | DAC A Current Output. |
| 2 | +OUTA | DAC A Common Current Output. |
| 3 . | AGNDA | DAC A Analog Ground. |
| 4 | RFA | DAC A Feed-back Resistor. |
| 5 | STRB | 1st Latch Register Update. Data is latched in on negative edge. |
| 6 | DATA | Sorial Data Input. Data is clocked in on positive edge of the CLK. |
| 7 | CLK | Serial Clock Input. |
| 8 | LOAD | Load DAC Input (active low) - 2nd Latch Register Update. |
| 9, | CLR | Reset to DAC Output zero (active low). |
| 10 | RFB | DAC B Feed-back Resistor. |
| 11 | AGNDB | DAC B Analog Ground. |
| 12 | +OUTB | DAC B Common Current Output. |
| 13 | -OUTB | DAC B Current Output. |
| 14 | DGND | Digital Ground. |
| 15 | V _{DD} | Digital Power Supply, +5V typ. |
| 16 | -OUTC | DAC C Current Output. |
| 17 | +OUTC | DAC C Common Current Output. |
| 18 | AGNDC | DAC C Analog Ground. |
| 19 - | RFC | DAC C Feed-back Resistor. |
| 20 | VREF | Reference Voltage Input. |
| 21 | Vcc | Analog Power Supply, +5V typ. |
| 22 | ° ∨ _{cc} | Analog Power Supply, +5V typ. |
| 23 | AGND | Analog Power Ground. |
| 24 | AGND | Analog Power Ground. |
| 25 | RFD | DAC D Feed-back Resistor. |
| 26 | AGNDD | DAC D Analog Ground. |
| 27 | +OUTD | DAC D Common Current Output. |
| 28 | -OUTD | DAC D Current Output. |



The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

Burr-Brown IC Data Book—Data Conversion Products

3.137

3

For Immediate Assistance, Contact Your Local Salesperson

DIGITAL INPUTS DESCRIPTION

INPUT CODES

All digital inputs are TTL and CMOS compatible. For bipolar output range, input codes for the DAC1204 and DAC1214 are Binary Two's Compliment (BTC) code. For unipolar output range, input codes are Unipolar Straight Binary (USB) code. The input/output relationship is shown in Table Ia and Ib.

| DIGITAL INPUT CODE (BTC) | ANALOG OUTPUT (BIPOLAR) |
|--------------------------|-------------------------|
| 7FF _{HEX} | +FS |
| 000 _{HEX} | BPZ |
| FFF _{HEX} | BPZ -1LSB |
| 800 _{HEX} | -FS |

TABLE Ia. Digital Input/Bipolar Output Relationships.

| DIGITAL INPUT CODE (USB) | ANALOG OUTPUT (UNIPOLAR) |
|--------------------------|--------------------------|
| FFF _{HEX} | FS FS/2 |
| | FS/2 -1LSB ZEBO |

TABLE Ib.Digital Input/Unipolar Output Relationships.

SERIAL INPUT DATA FORMAT

Serial data is a 16-bit word per channel and is clocked in on the raising edge of clock (CLK) into the internal 16-bit shift register with MSB first format. Figure 1 shows the serial data input format. The 16-bit serial input format comprises two DAC address bits (A1, A0), two output mode select bits (M1, M0) and twelve bits of DAC data (D11...D00). A1 and A0 shown in Table IIa set the DAC address, and M1 and M0 shown in Table IIb select the output range of bipolar or unipolar.

| A1 | AO | SELECTED DAC |
|----|----|--------------|
| 0 | O | DAÇ A |
| 0 | 1 | DAC B |
| 1 | 0 | DAC C |
| 1 | 1 | DAC D |

TABLE IIa. DAC Address.

| M1 | MO | DAC OUTPUT MODE | |
|---|-------------|---|--|
| 0 0 1 | 0 1 X | Bipolar Output Unipolar Output Reserved | |
| NOTES: 0 = logical "Low", 1 = logical "High", X = Don't Care. | | | |

TABLE IIb. DAC Output Mode Select.

DIGITAL INTERFACE TIMING

Interface logic signals of the DAC1204 and DAC1214 consist of the serial data clock (CLK), serial data (DATA), strobe (STRB), load (LOAD) and clear (CLR) controls. Figure 2 shows a typical interface timing diagram. The serial data is clocked in on positive edge of CLK into the shift register until all 16 bits of data are entered and then is transferred into the addressed DAC first latch register from the shift register on negative edge of STRB. The DAC data is allowed to stay in each first register until each first latch register is updated by next STRB signal. Also the STRB signal and DAC address bits (A0, A1) on serial data frame with LOAD signal allow DAC update; independently or "how" for at least one cycle after the signal is changed from "High" to "Low" as shown in Figure 2.



FIGURE 1. Serial Input Data Format.

3.138

Burr-Brown IC Data Book—Data Conversion Products



Or, Call Customer Service at 1-800-548-6132 (USA Only)

LOAD signal is asynchronous with respect to DATA, CLK and STRB signals and can simultaneously update all four DAC second latch registers. When LOAD signal is changed "High" to "Low", the data on all first latch registers are loaded into corresponding second latch registers and DAC's outputs are updated simultaneously. This mode is a Latch Mode. In this case, if the LOAD signal become "Low" within two clocks from the negative edge of STRB signal, the previous data of first latch register is loaded into the second latch register. If LOAD signal is fixed "Low", the data on the first latch register addressed by A1, A0 is loaded into corresponding second latch register on second negative edge of CLK after STRB goes "Low", and in this case, DAC's output can be updated independently. This is a Transparent Mode. CLR signal, also, is asynchronous with respect to DATA, CLK, STRB signals and can simultaneously reset to bipolar zero or unipolar zero depending on the output mode selected (M_0, M_1) when the CLR is "Low".

CIRCUIT CONNECTION

Figure 3 shows a typical connection diagram for the DAC1204 and DAC1214. The output stage of the DAC1204 and DAC1214 is current output mode.

204/121

DAC13

For optimum performance and noise rejection, the DACs and I/V op amp should be located close to each other and power supply decoupling capacitors should be located close to the DACs.



Burr-Brown IC Data Book—Data Conversion Products

3.139

