

# PLL frequency synthesizer for tuners

## BU2615S / BU2615FS

BU2615 PLL frequency synthesizers work up through the FM band. Featuring low radiation noise, low power consumption, and highly sensitive built-in RF amps, they support an IF count function.


●Applications

Tuners (Mini components, radio cassette players, radio equipment, etc.)

●Features

- 1) Built-in high-speed prescaler can divide 130MHzVCO.
- 2) Basic oscillation of 75kHz keeps unnecessary radiation noise to a low level.
- 3) Low power-consumption (during operation : 4mA PLL OFF 100  $\mu$ A)
- 4) In addition to the standard FM and AM, also offers the following 7 frequencies : 25kHz, 12.5kHz, 6.25kHz, 3.125kHz, 5kHz, 3kHz, and 1kHz.
- 5) Counter for measurement of intermediate frequencies.
- 6) Unlock detection
- 7) Seven output ports (open drain).  
The BU2614, with three output ports, is also available.
- 8) Serial data input (CE.CK.DA)

●Block diagram



● Pin assignments




Fig.1 Pin assignments

## ● Pin description

Pin No.		Symbol	Terminal name	Function	I/O	
BU2615S	BU2615FS					
1	1	XOUT	Crystal oscillation terminal	For generation of standard frequency and internal clock. Connected to 75 kHz crystal oscillator.	OUT	
2	2	XIN			IN	
4	3	CE	Chip enable	When CE is H, DA is synchronous with the rise of CK and read to the internal shift register. DA is then latched at the timing of the fall of CE. Also, output data is output from the CD terminal synchronous to the rise of CK.	IN	
5	4	DA	Serial data			
6	5	CK	Clock signal			
7	6	CD	Count data	Frequency data and unlock data are output.	Nch open drain	
8	7	P0	Output port	Controlled on the basis of input data.		
9	8	P1				
10	9	P3				
11	10	P4				
12	11	P5/PD2				P5/PD2 can be switched between output port and phase comparison output on the basis of input data.
13	12	P6			Nch open drain	
14	13	IFIN	IF input	Input for frequency measurement.	IN	
15	14	P2	Output port	Controlled on the basis of input data.	Nch open drain	
16	15	AMIN	AM input	Local input for AM	IN	
17	16	FMIN	FM input	Local input for FM	IN	
18	17	V <sub>DD2</sub>	Power supply 2	4.0V to 6.0V applied for high-speed circuit power supply.		
19	18	V <sub>DD1</sub>	Power supply 1	Power supply for logic. 2.7V to 6.0V		
21	19	PD1	Phase comparison output	High level when value obtained by dividing local output is higher than standard frequency. Low level when value is lower. High impedance when value is same.	3-state	
22	20	V <sub>SS</sub>	GROUND			
3.20	—	NC	NC	No internal connection.		

PLL frequency synthesizers

High-frequency signal processors

## ● Absolute maximum ratings (Ta = 25°C)

Parameter	Symbol	Limits	Unit	Conditions
Power supply voltage	V <sub>DD</sub>	-0.3~7.0	V	V <sub>DD1</sub> , V <sub>DD2</sub>
Max. input voltage 1	V <sub>IN1</sub>	-0.3~7.0	V	CE, CK, DA
Max. input voltage 2	V <sub>IN2</sub>	-0.3~V <sub>DD</sub> 0.3	V	XIN, FMIN, AMIN, IFIN
Max. output voltage 1	V <sub>OUT1</sub>	-0.3~10.0	V	P0, P1, P2, P3, P4, P6, CD
Max. output voltage 2	V <sub>OUT2</sub>	-0.3~V <sub>DD</sub> 0.3	V	PD1, PD2, P5, XOUT
Max. output current	I <sub>OUT</sub>	0~3.0	mA	P0, P1, P2, P3, P4, P6, CD
Allowable dissipation	BU2615	Pd	600*1	mW
	BU2615FS		450*2	
Operating temp. range	T <sub>opr</sub>	-10~75	°C	
Storage temp. range	T <sub>stg</sub>	-55~125	°C	

\* 1 Reduced by 8.0mW for each increase in Ta of 1°C over 25°C.

\* 2 Reduced by 4.5mW for each increase in Ta of 1°C over 25°C.

## ● Recommended operating power supply voltage range

Parameter	Symbol	Limits	Unit
Power supply voltage	V <sub>DD1</sub>	2.7~6.0	V
	V <sub>DD2</sub>	4.0~6.0	V

●Electrical characteristics (unless other specified, Ta = 25°C, V<sub>DD1</sub> = V<sub>DD2</sub> = 5.0V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Power supply voltage 1	I <sub>DD1</sub>	—	5.0	10.0	mA	F <sub>MIN</sub> =130MHz, 100mV <sub>rms</sub> 17-pin current
Power supply voltage 2	I <sub>DD2</sub>	—	100	150	μA	18-pin current
Circuit current w/o signal	I <sub>DD3</sub>	—	150	300	μA	No input, PLL = OFF 17-pin current
"H" level input voltage	V <sub>IH</sub>	4.0	—	—	V	CE, CK, DA terminals
"L" level input voltage	V <sub>IL</sub>	—	—	1.0	V	CE, CK, DA terminals
"H" level input current 1	I <sub>IH1</sub>	—	—	1.0	μA	CE, CK, DA terminals V <sub>IN</sub> =V <sub>DD</sub>
"H" level input current 2	I <sub>IH2</sub>	—	0.3	—	μA	XIN terminal V <sub>IN</sub> =V <sub>DD</sub>
"H" level input current 3	I <sub>IH3</sub>	—	6.0	—	μA	F <sub>MIN</sub> , A <sub>MIN</sub> , I <sub>FIN</sub> terminals V <sub>IN</sub> =V <sub>DD</sub>
"L" level input current 1	I <sub>IL1</sub>	-1.0	—	—	μA	CE, CK, DA terminals V <sub>IN</sub> =V <sub>SS</sub>
"L" level input current 2	I <sub>IL2</sub>	—	-0.3	—	μA	XIN terminal V <sub>IN</sub> =V <sub>SS</sub>
"L" level input current 3	I <sub>IL3</sub>	—	-6.0	—	μA	F <sub>MIN</sub> , A <sub>MIN</sub> , I <sub>FIN</sub> terminals V <sub>IN</sub> =V <sub>SS</sub>
"L" level output voltage 1	V <sub>OL1</sub>	—	0.2	0.5	V	P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> , P <sub>4</sub> , P <sub>6</sub> , CD I <sub>o</sub> =1.0mA
"OFF" level leakage current 1	I <sub>OFF1</sub>	—	—	1.0	μA	P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> , P <sub>4</sub> , P <sub>6</sub> , CD V <sub>o</sub> =10V
"L" level output voltage 2	V <sub>OL2</sub>	—	0.1	0.5	V	F <sub>MIN</sub> , A <sub>MIN</sub> , I <sub>FIN</sub> terminals I <sub>OUT</sub> =0.1mA
"H" level output voltage	V <sub>OH</sub>	V <sub>DD</sub> -1.0	V <sub>DD</sub> -0.3	—	V	PD1, PD2, P5 I <sub>OUT</sub> =-1.0mA
"L" level output voltage	V <sub>OL</sub>	—	0.2	1.0	V	PD1, PD2, P5 I <sub>OUT</sub> =1.0mA
"OFF" level leakage current 2	I <sub>OFF2</sub>	—	—	100	nA	PD1, PD2 V <sub>OUT</sub> =V <sub>DD</sub>
"OFF" level leakage current 3	I <sub>OFF3</sub>	-100	—	—	nA	PD1, PD2 V <sub>OUT</sub> =V <sub>SS</sub>
Internal return resistance 1	R <sub>F1</sub>	—	10	—	MΩ	XIN
Internal return resistance 2	R <sub>F2</sub>	—	500	—	kΩ	F <sub>MIN</sub> , A <sub>MIN</sub> , I <sub>FIN</sub> terminals
Input frequency 1	F <sub>IN1</sub>	10	75	160	kHz	XIN, sine wave, C coupling
Input frequency 2	F <sub>IN2</sub>	10	—	130	MHz	F <sub>MIN</sub> , sine wave, C coupling V <sub>IN</sub> = 50 mV <sub>rms</sub>
Input frequency 3	F <sub>IN3</sub>	0.4	—	30	MHz	A <sub>MIN1</sub> , sine wave, C coupling V <sub>IN</sub> = 70 mV <sub>rms</sub>
Input frequency 4	F <sub>IN4</sub>	0.4	—	16	MHz	I <sub>FIN</sub> , sine wave, C coupling V <sub>IN</sub> = 70 mV <sub>rms</sub>
Max. input amplitude	F <sub>INMAX</sub>	—	—	1.5	V <sub>rms</sub>	XIN, F <sub>MIN</sub> , A <sub>MIN</sub> , I <sub>FIN</sub> , sine wave, C coupling
Min. pulse amplitude	TW	—	1.0	—	μs	CK, DA
Input rise time	TR	—	—	500	ns	CE, CK, DA
Input fall time	TF	—	—	500	ns	CE, CK, DA

PLL frequency synthesizers

High-frequency signal processors

●Explanation of the data

(1) Division data : For D<sub>0</sub> through D<sub>15</sub> (When S = 1, use D<sub>4</sub> through D<sub>15</sub>.)

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	D <sub>8</sub>	D <sub>9</sub>	D <sub>10</sub>	D <sub>11</sub>	D <sub>12</sub>	D <sub>13</sub>	D <sub>14</sub>	D <sub>15</sub>
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

Examples :

Divided frequency = 1100 S = 0, PS = 0 Divided value is double the set value.

0	1	1	0	0	1	0	0	0	1	0	0	0	0	0	0
Divided frequency =				S=1, PS=1											
1107 (D) =453 (H)															
1	1	0	0	1	0	1	0	0	0	1	0	0	0	0	0
Divided frequency =				S=1, PS=0											
926(D) =39E (H)															
×	×	×	×	0	1	1	1	1	0	0	1	1	1	0	0

(2) CT : Frequency measurement beginning data (9) TS : Test data (0) is input.

- 1 : Beginning of measurement
- 0 : Internal counter is reset, IFIN is pulldown.

(3) Output port control data : P0, P1, P2, P3, P4, P5, P6

- 1 : Open drain output ON (P5 is LO)
- 0 : Open drain output OFF (P5 is HI)

(4) R0, R1, R2, standard frequency data


Data			Standard frequency
R <sub>0</sub>	R <sub>1</sub>	R <sub>2</sub>	
0	0	0	25kHz
0	0	1	12.5kHz
0	1	0	6.25kHz
0	1	1	5kHz
1	0	0	3.125kHz
1	0	1	3kHz
1	1	0	1kHz
1	1	1	※PLL OFF

※ FMIN = pulldown, AMIN = pulldown, PD = high impedance

- (5) S : switch between FMIN and AMIN  
0 : FMIN 1 : AMIN
- (6) PS : If this bit is set to ON while AMIN is selected, swallow counter division is possible.
- (7) CH : If this bit set to ON, output port P5 goes to phase comparison output. 0 : P5 1 : PD2
- (8) GT : Frequency measurement time and unlock detection ON/OFF

CT	GT	Frequency measurement	Unlock detection	Data output
0	0	OFF	OFF	NG
0	1	OFF	ON	OK
1	0	ON gate time 16 mSEC	ON	
1	1	ON gate time 32 mSEC	ON	

● Input data format




D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15
----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----

← Input done from D0.

P0	P1	P2	P3	P4	P5	P6	CT	R0	R1	R2	S	PS	CH	GT	TS
----	----	----	----	----	----	----	----	----	----	----	---	----	----	----	----

Output data format CE output is LO.



Output data includes pullup resistance.

Output data format

LSB

C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15
----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----

← Input done from C0.

C16	C17	C18	C19	U0	U1	U2	U3
-----	-----	-----	-----	----	----	----	----


※ Data output only possible when CT = 1 or GT = 1.

PLL frequency synthesizers

High-frequency signal processors

● Frequency counter

1) Structure



2) How the frequency counter operates


When control data CT equals 1, the 20-bit counter and the amp go into operation. When CT equals 0, input pulldown and the counter are reset. Measuring time (gate pulse) is selected (16mSEC/32mSEC) on the basis of control data GT. When control data CT equals 0, the counter is reset.

3) Explanation of output data

D<sub>0</sub> : LSB      D<sub>19</sub> : MSB

How the unlock detection circuit operates

When control data GT equals 1, or CT equals 1, the unlock detection circuit goes into operation for 8mSEC. When CT equals 1, the unlock detection circuit stops operating before the frequency counter gate pulse is emitted. When CT equals 0, or GT equals 0, the unlock detection circuit is reset.




Explanation of output data

U0	U1	U2	U3	
0	0	0	0	< ERR < 7 μSEC
1	1	1	0	7 μSEC < ERR < 13 μSEC
1	1	0	0	13 μSEC < ERR < 26 μSEC
1	1	1	0	26 μSEC < ERR < 54 μSEC
1	1	1	1	54 μSEC < ERR <




●How the frequency counter and unlock detection circuit operate

1) When CT = 1 : Frequency count and unlock detection are carried out.




2) When CT = 0 and GT = 1 : Only unlock detection is carried out.




●Explanation of CD terminal

When frequency measurement or unlock detection is finished, the CD terminal goes to LO to indicate that the count and unlock detection have finished. It also synchronizes with CK to output counter data. When the next data is input, it goes to HI.



● External dimensions (Unit: mm)



## Notes

- The contents described in this catalogue are correct as of March 1997.
- No unauthorized transmission or reproduction of this book, either in whole or in part, is permitted.
- The contents of this book are subject to change without notice. Always verify before use that the contents are the latest specifications. If, by any chance, a defect should arise in the equipment as a result of use without verification of the specifications, ROHM CO., LTD., can bear no responsibility whatsoever.
- Application circuit diagrams and circuit constants contained in this data book are shown as examples of standard use and operation. When designing for mass production, please pay careful attention to peripheral conditions.
- Any and all data, including, but not limited to application circuit diagrams, information, and various data, described in this catalogue are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO., LTD., disclaims any warranty that any use of such device shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes absolutely no liability in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices; other than for the buyer's right to use such devices itself, resell or otherwise dispose of the same; no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD., is granted to any such buyer.
- The products in this manual are manufactured with silicon as the main material.
- The products in this manual are not of radiation resistant design.

The products listed in this catalogue are designed to be used with ordinary electronic equipment or devices (such as audio-visual equipment, office-automation equipment, communications devices, electrical appliances, and electronic toys). Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers, or other safety devices) please be sure to consult with our sales representatives in advance.

- Notes when exporting
  - It is essential to obtain export permission when exporting any of the above products when it falls under the category of strategic material (or labor) as determined by foreign exchange or foreign trade control laws.
  - Please be sure to consult with our sales representatives to ascertain whether any product is classified as a strategic material.