

**0.5 Micron CMOS Core Library  
Standard Cell Datasheets  
AMI500MXSC 2.5 Volt  
Section 3  
Revision 1.1**



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Simple Gates

<b>Name</b>	<b>Description</b>	<b>Page</b>
AA2x	Family of 2-input gates which perform the logical AND function. ....	3-3
AA3x	Family of 3-input gates which perform the logical AND function. ....	3-5
AA4x	Family of 4-input gates which perform the logical AND function. ....	3-7
EN2x	Family of 2-input gates which perform the logical exclusive NOR (XNOR) function. ....	3-115
EO2x	Family of 2-input gates which perform the logical exclusive OR (XOR) function. ....	3-117
EO3x	Family of 3-input gates which perform the logical exclusive OR (XOR) function. ....	3-119
NA2x	Family of 2-input gates which perform the logical NAND function. ....	3-155
NA3x	Family of 3-input gates which perform the logical NAND function. ....	3-157
NA4x	Family of 4-input gates which perform the logical NAND function. ....	3-159
NA5x	Family of 5-input gates which perform the logical NAND function. ....	3-161
NA6x	Family of 6-input gates which perform the logical NAND function. ....	3-163
NA7x	Family of 7-input gates which perform the logical NAND function. ....	3-165
NA8x	Family of 8-input gates which perform the logical NAND function. ....	3-167
NO2x	Family of 2-input gates which perform the logical NOR function. ....	3-167
NO3x	Family of 3-input gates which perform the logical NOR function. ....	3-169
NO4x	Family of 4-input gates which perform the logical NOR function. ....	3-173
NO5x	Family of 5-input gates which perform the logical NOR function. ....	3-175
OR2x	Family of 2-input gates which perform the logical OR function. ....	3-205
OR3x	Family of 3-input gates which perform the logical OR function. ....	3-207
OR4x	Family of 4-input gate which performs the logical OR function. ....	3-209

### Complex Gates

AN1x	Family of AND-NOR circuits - two 2-input AND's into a 2-input NOR. ....	3-9
AN2x	Family of AND-NOR circuits - one 2-input AND, a direct input into a 2-input NOR. ....	3-11
AN3x	Family of AND-NOR circuits - one 2-input AND, two direct inputs into a 3-input NOR. ....	3-13
AN4x	Family of AND-NOR circuits - one 3-input AND, a direct input into a 2-input NOR. ....	3-15
AN5x	Family of AND-NOR circuits - one 3-input AND, one 2-input AND into a 2-input NOR. ....	3-17
AN6x	Family of AND-NOR circuits - two 3-input AND into a 2-input NOR. ....	3-19
AN7x	Family of AND-NOR circuits - one 3-input AND, two direct inputs into a 3-input NOR. ....	3-21
AN8x	Family of AND-NOR circuits - two 2-input AND's, a direct input into a 3-input NOR. ....	3-23
AN9x	Family of AND-NOR circuits - one 3-input AND, a direct input, one 2-input AND into a 3-input NOR. ....	3-25
ANAx	Family of AND-NOR circuits - two 3-input AND's, a direct input into a 3-input NOR. ....	3-27
ANBx	Family of AND-NOR circuits - three 2-input AND's into a 3-input NOR. ....	3-29
ANCx	Family of AND-NOR circuits - one 3-input AND, two 2-input AND's into a 3-input NOR. ....	3-31
ANDx	Family of AND-NOR circuits - two 3-input AND's, one 2-input AND into a 3-input NOR. ....	3-33
ANEx	Family of AND-NOR circuits - three 3-input AND's into a 3-input NOR. ....	3-35
AU1x	Family of combinational one-bit full adders. ....	3-37
ON1x	Family of OR-NAND circuits - two 2-input OR's into a 2-input NAND. ....	3-177
ON2x	Family of OR-NAND circuits - one 2-input OR, a direct input into a 2-input NAND. ....	3-179
ON3x	Family of OR-NAND circuits - one 2-input OR, two direct inputs into a 3-input NAND. ....	3-181
ON4x	Family of OR-NAND circuits - one 3-input OR, a direct input into a 2-input NAND. ....	3-183
ON5x	Family of OR-NAND circuits - one 3-input OR, one 2-input OR into a 2-input NAND. ....	3-185
ON6x	Family of OR-NAND circuits - two 3-input OR's into a 2-input NAND. ....	3-187
ON7x	Family of OR-NAND circuits - one 3-input OR, two direct inputs into a 3-input NAND. ....	3-189
ON8x	Family of OR-NAND circuits - two 2-input OR's, a direct input into a 3-input NAND. ....	3-191
ON9x	Family of OR-NAND circuits - one 3-input OR's, one 2-input OR, & a direct input into a 3-input NAND. ....	3-193
ONAx	Family of OR-NAND circuits - two 3-input OR's, a direct input into a 3-input NAND. ....	3-195

# Core Selection Guide



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Complex Gates (cont)

Name	Description	Page
ONBx	Family of OR-NAND circuits - three 2-input OR's into a 3-input NAND. ....	3-197
ONCx	Family of OR-NAND circuits - one 3-input OR, two 2-input OR's into a 3-input NAND. ....	3-199
ONDx	Family of OR-NAND circuits - two 3-input OR's, one 2-input OR into a 3-input NAND. ....	3-201
ONEx	Family of OR-NAND circuits - three 3-input OR's into a 3-input NAND. ....	3-203

### Inverting Drivers

INVx	Family of inverters which perform the logical NOT function.....	3-123
------	---	-------

### Internal 3-State Drivers

ITAx	Family of non-inverting internal tristate buffers with active low enable .....	3-125
ITBx	Family of inverting internal tristate buffers with active low enable .....	3-127
ITD1x	Family of inverting internal tristate buffers with active high enable.....	3-129
ITEx	Family of two-phase inverting internal tristate buffers.....	3-131

### Clock Drivers

IIDx	Family of non-inverting clock drivers with a single output.....	3-121
------	---	-------

### Muxes and Decoders

DC2x	Family of two-to-four line decoder/demultiplexers with active low enable .....	3-45
DC3x	Family of three-to-eight line decoder/demultiplexers with active low enable .....	3-47
MX2x	Family of two-to-one digital multiplexers.....	3-145
MX4x	Family of four-to-one digital multiplexers .....	3-147
MX8x	Family of eight-to-one digital multiplexers.....	3-150
MXI2x	Family of inverting two-to-one digital multiplexers .....	3-153

### Sequential Logic

DF00x	Family of static, master-slave D F/F w/o SET or RESET w/unbuff output.....	3-49
DF011	Static, master-slave D F/F, RESET is async and active low w/unbuff output.....	3-51
DF021	Static, master-slave D F/F, SET is async and active low w/unbuff output.....	3-53
DF031	Static, master-slave D F/F, SET and RESET are async and active low w/unbuff output .....	3-55
DF10x	Family of static, master-slave D F/F, SET is async and active low w/buff outputs .....	3-57
DF11x	Family of static, master-slave D F/F, RESET is async and active low w/buff outputs .....	3-60
DF12x	Family of static, master-slave D F/F, SET and RESET are async and active low w/buff outputs .....	3-63
DF1Fx	Family of static, master-slave D F/F w/o SET or RESET w/buff outputs .....	3-67
DF20x	Family of static, master-slave, muxed scan D F/F w/o SET or RESET w/unbuff output.....	3-70
DF211	Static, master-slave, muxed scan D F/F, async low RESET w/unbuff output.....	3-73
DF221	Static, master-slave, muxed scan D F/F, Async low SET w/unbuff output .....	3-75
DF231	Static, master-slave, muxed scan D F/F, Async low SET & RESET w/unbuff output.....	3-77
DF40x	Family of static, master-slave, muxed scan D F/F, Async low SET w/buff outputs .....	3-79
DF41x	Family of static, master-slave, muxed scan D F/F, Async low RESET w/buff outputs .....	3-82
DF42x	Family of static, master-slave, muxed scan D F/F, Async low SET & RESET w/buff outputs .....	3-85
DF4Fx	Family of static, master-slave, muxed scan D F/F w/o SET or RESET w/buff outputs .....	3-89
DL00x	Family of transparent, unbuff D latch w/active low gate and w/o SET or RESET.....	3-92
DL011	Transparent, unbuff D latch w/active low gate, RESET is active low.....	3-94
DL021	Transparent, unbuff D latch w/active low gate, SET is active low.....	3-96
DL031	Transparent, unbuff D latch w/active low gate, RESET and SET are active low .....	3-98
DL63x	Family of transparent, buff D latches w/active low gate and w/o SET or RESET .....	3-100

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Sequential Logic (cont)

Name	Description	Page
DL64x	Family of transparent, buff D latches w/active low gate. RESET is active low .....	3-103
DL65x	Family of transparent, buff D latches w/active low gate. SET is active low .....	3-107
DL66x	Family of transparent, buff D latches w/active low gate. RESET and SET are active low.....	3-111
JK01x	Family of static, master-slave JK F/F w/active low async RESET w/unbuff output .....	3-133
JK02x	Family of static, master-slave JK F/F w/active low async SET w/unbuff output .....	3-136
JK031	Static, master-slave JK F/F w/active low async SET & RESET w/unbuff output.....	3-139
JK12x	Family of static, master-slave JK F/F w/active low async SET & RESET w/buff outputs .....	3-141
SLF00x	Family of multiplexed scan latch D-type F/F w/o set and reset, w/buff output.....	3-211
SLF01x	Family of multiplexed scan latch D-type F/F with active low async reset, w/buff output.....	3-216
SLF02x	Family of multiplexed scan latch D-type F/F with active low async set, w/buff output.....	3-222
SLF03x	Family of multiplexed scan latch D-type F/F with active low async set and reset, Output is w/buff output.....	3-228

### Power Cells

CVDD	A resistive tie-up to the core $V_{DD}$ bus for all cell inputs. ....	3-43
CVSS	A resistive tie-down to the core $V_{SS}$ bus for all cell inputs. ....	3-44

### Special Core Cells

BL02	Tristate bus latch that stores the final binary level on the bus when left undriven. ....	3-40
BR0x	Family of non-inverting bus receivers w/single output for output of tristate busses. ....	3-41
TD0x	Family of non-inverting time delays. ....	3-234




## **DATASHEETS**



**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

AA2x is a family of 2-input gates which perform the logical AND function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	L	H	L	L	H	H	H
A	B	Q														
L	L	L														
L	H	L														
H	L	L														
H	H	H														

### HDL Syntax

Verilog ..... AA2x *inst\_name* (Q, A, B);  
 VHDL..... *inst\_name*: AA2x port map (Q, A, B);

### Pin Loading

Pin Name	Equivalent Loads			
	AA21	AA22	AA24	AA26
A	1.0	1.0	1.9	1.8
B	1.0	1.0	2.0	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
AA21	1.2	0.521	2.4
AA22	1.2	0.682	3.6
AA24	2.0	1.300	6.3
AA26	2.0	1.632	9.2

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

		Number of Equivalent Loads		1	5	10	16	21 (max)
AA21	From: Any Input	$t_{PLH}$	0.828	1.514	2.333	3.317	4.148	
	To: Q	$t_{PHL}$	0.742	1.223	1.759	2.394	2.942	
AA22	Number of Equivalent Loads		1	10	20	29	39 (max)	
	From: Any Input	$t_{PLH}$	0.786	1.519	2.297	2.985	3.741	
AA24	To: Q	$t_{PHL}$	0.727	1.197	1.619	1.985	2.404	
	Number of Equivalent Loads		1	19	38	56	75 (max)	
AA26	From: Any Input	$t_{PLH}$	0.631	1.377	2.071	2.722	3.419	
	To: Q	$t_{PHL}$	0.552	1.020	1.381	1.705	2.059	
		Number of Equivalent Loads		1	28	56	84	112 (max)
AA26	From: Any Input	$t_{PLH}$	0.750	1.496	2.206	2.890	3.567	
	To: Q	$t_{PHL}$	0.622	1.180	1.555	1.882	2.200	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

AA3x is a family of 3-input gates which perform the logical AND function.

Logic Symbol	Truth Table																				
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	C	Q	L	X	X	L	X	L	X	L	X	X	L	L	H	H	H	H
A	B	C	Q																		
L	X	X	L																		
X	L	X	L																		
X	X	L	L																		
H	H	H	H																		

**HDL Syntax**

Verilog ..... AA3x *inst\_name* (Q, A, B, C);

VHDL..... *inst\_name*: AA3x port map (Q, A, B, C);

**Pin Loading**

Pin Name	Equivalent Loads			
	AA31	AA32	AA34	AA36
A	1.0	1.0	1.9	2.8
B	1.0	1.0	1.8	2.8
C	1.0	1.0	1.9	2.8

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
AA31	1.5	0.638	3.0
AA32	1.8	0.810	4.3
AA34	2.5	1.557	8.0
AA36	3.5	2.340	12.3

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
AA31	From: Any Input	$t_{PLH}$	0.939	1.676	2.532	3.517	4.317
	To: Q	$t_{PHL}$	0.874	1.379	1.929	2.562	3.087
AA32	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	0.897	1.698	2.501	3.192	3.935
AA34	To: Q	$t_{PHL}$	0.886	1.420	1.835	2.197	2.641
	Number of Equivalent Loads		1	19	38	56	75 (max)
AA36	From: Any Input	$t_{PLH}$	0.887	1.708	2.422	3.092	3.903
	To: Q	$t_{PHL}$	0.719	1.260	1.632	1.979	2.394
Number of Equivalent Loads		1	28	56	84	112 (max)	
AA36	From: Any Input	$t_{PLH}$	0.699	1.460	2.177	2.876	3.588
	To: Q	$t_{PHL}$	0.653	1.173	1.567	1.943	2.310

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

AA4x is a family of 4-input gates which perform the logical AND function.

Logic Symbol	Truth Table																														
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	C	D	Q	L	X	X	X	L	X	L	X	X	L	X	X	L	X	L	X	X	X	L	L	H	H	H	H	H
A	B	C	D	Q																											
L	X	X	X	L																											
X	L	X	X	L																											
X	X	L	X	L																											
X	X	X	L	L																											
H	H	H	H	H																											

### HDL Syntax

Verilog ..... AA4x *inst\_name* (Q, A, B, C, D);

VHDL..... *inst\_name*: AA4x port map (Q, A, B, C, D);

### Pin Loading

Pin Name	Equivalent Loads			
	AA41	AA42	AA44	AA46
A	1.1	1.0	2.9	3.1
B	1.1	1.0	2.9	3.2
C	1.0	1.1	2.8	3.1
D	1.0	1.0	3.0	3.3

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQLpd (Eq-load)
AA41	2.0	0.741	3.3
AA42	2.0	0.902	4.5
AA44	4.8	2.333	11.8
AA46	5.2	2.654	13.6

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
AA41	From: Any Input	$t_{PLH}$	1.046	1.773	2.636	3.639	4.457
	To: Q	$t_{PHL}$	0.968	1.531	2.139	2.803	3.321
AA42	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.056	1.839	2.645	3.347	4.108
AA44	To: Q	$t_{PHL}$	0.948	1.478	1.949	2.338	2.748
	Number of Equivalent Loads		1	19	38	56	75 (max)
AA46	From: Any Input	$t_{PLH}$	0.806	1.599	2.316	3.017	3.773
	To: Q	$t_{PHL}$	0.621	1.147	1.550	1.914	2.315
Number of Equivalent Loads		1	28	56	84	112 (max)	
AA46	From: Any Input	$t_{PLH}$	0.792	1.592	2.290	2.968	3.644
	To: Q	$t_{PHL}$	0.625	1.149	1.459	1.791	2.151

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

AN1x is a family of AND-NOR circuits consisting of two 2-input AND gates into a 2-input NOR gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	X	L	X	H	L	X	X	L	H	X	L	L	X	H	X	L	X	L	H	H	H	X	X	L	X	X	H	H	L
A	B	C	D	Q																																
L	X	L	X	H																																
L	X	X	L	H																																
X	L	L	X	H																																
X	L	X	L	H																																
H	H	X	X	L																																
X	X	H	H	L																																

**HDL Syntax**

Verilog ..... AN1x *inst\_name* (Q, A, B, C, D);

VHDL..... *inst\_name*: AN1x port map (Q, A, B, C, D);

**Pin Loading**

Pin Name	Equivalent Loads			
	AN11	AN12	AN14	AN16
A	1.1	1.0	1.1	1.9
B	1.0	1.0	1.0	1.8
C	1.0	1.0	1.1	1.8
D	1.1	1.0	1.0	1.9

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
AN11	1.5	0.477	2.4
AN12	2.5	1.151	6.3
AN14	3.0	1.332	8.0
AN16	3.2	2.517	13.6

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


Core Logic

	Number of Equivalent Loads		1	3	6	8	11 (max)
AN11	From: Any Input	$t_{PLH}$	1.032	1.783	2.830	3.508	4.520
	To: Q	$t_{PHL}$	0.649	0.969	1.420	1.718	2.161
AN12	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.168	1.865	2.687	3.670	4.514
AN14	To: Q	$t_{PHL}$	1.181	1.658	2.225	2.887	3.429
	Number of Equivalent Loads		1	10	20	29	39 (max)
AN16	From: Any Input	$t_{PLH}$	1.231	1.965	2.757	3.461	4.237
	To: Q	$t_{PHL}$	1.250	1.743	2.199	2.577	2.977
Number of Equivalent Loads		1	19	38	56	75 (max)	
AN16	From: Any Input	$t_{PLH}$	0.821	1.522	2.205	2.859	3.585
	To: Q	$t_{PHL}$	0.819	1.270	1.643	1.972	2.314

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

AN2x is a family of AND-NOR circuits consisting of one 2-input AND gate and a direct input into a 2-input NOR gate.

Logic Symbol	Truth Table																
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="3">All other combinations</td> <td>H</td> </tr> </tbody> </table>	A	B	C	Q	H	H	X	L	X	X	H	L	All other combinations			H
A	B	C	Q														
H	H	X	L														
X	X	H	L														
All other combinations			H														

**HDL Syntax**

Verilog ..... AN2x *inst\_name* (Q, A, B, C);

VHDL..... *inst\_name*: AN2x port map (Q, A, B, C);

**Pin Loading**

Pin Name	Equivalent Loads			
	AN21	AN22	AN24	AN26
A	1.0	1.0	1.0	1.9
B	1.0	1.0	1.0	1.8
C	1.0	1.0	1.0	1.0

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
AN21	1.2	0.420	1.9
AN22	2.5	1.025	6.2
AN24	2.8	1.196	7.6
AN26	3.2	2.096	13.0

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Core Logic


	Number of Equivalent Loads		1	3	6	8	11 (max)
AN21	From: Any Input	$t_{PLH}$	0.588	1.288	2.214	2.798	3.666
	To: Q	$t_{PHL}$	0.693	1.176	1.821	2.238	2.870
AN22	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.172	1.861	2.706	3.703	4.523
AN24	To: Q	$t_{PHL}$	1.186	1.671	2.239	2.897	3.433
	Number of Equivalent Loads		1	10	20	29	39 (max)
AN26	From: Any Input	$t_{PLH}$	1.191	1.946	2.737	3.430	4.187
	To: Q	$t_{PHL}$	1.216	1.708	2.173	2.550	2.931
Number of Equivalent Loads		1	19	38	56	75 (max)	
AN26	From: Any Input	$t_{PLH}$	0.884	1.620	2.272	2.895	3.582
	To: Q	$t_{PHL}$	0.867	1.364	1.733	2.051	2.369

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

AN3x is a family of AND-NOR circuits consisting of one 2-input AND gate, and two direct inputs into a 3-input NOR gate.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	X	L	L	H	X	L	L	L	H	H	H	X	X	L	X	X	H	X	L	X	X	X	H	L
A	B	C	D	Q																											
L	X	L	L	H																											
X	L	L	L	H																											
H	H	X	X	L																											
X	X	H	X	L																											
X	X	X	H	L																											

### HDL Syntax

Verilog ..... AN3x *inst\_name* (Q, A, B, C, D);

VHDL..... *inst\_name*: AN3x port map (Q, A, B, C, D);

### Pin Loading

Pin Name	Equivalent Loads			
	AN31	AN32	AN34	AN36
A	1.0	1.0	1.0	1.9
B	1.0	1.0	1.0	1.8
C	1.0	1.0	1.0	1.8
D	1.0	1.1	1.0	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$E_{QL_{pd}}$ (Eq-load)
AN31	1.5	0.577	2.2
AN32	2.8	1.047	6.5
AN34	2.8	1.211	7.6
AN36	3.8	2.321	14.8

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Core Logic


	Number of Equivalent Loads		1	2	4	6	8 (max)
AN31	From: Any Input	$t_{PLH}$	0.953	1.402	2.235	3.037	3.838
	To: Q	$t_{PHL}$	0.795	1.080	1.551	1.989	2.446
AN32	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.172	1.860	2.703	3.701	4.527
AN34	To: Q	$t_{PHL}$	1.209	1.691	2.261	2.925	3.467
	Number of Equivalent Loads		1	10	20	29	39 (max)
AN36	From: Any Input	$t_{PLH}$	1.123	1.846	2.619	3.303	4.054
	To: Q	$t_{PHL}$	1.171	1.653	2.100	2.471	2.863
Number of Equivalent Loads		1	19	38	56	75 (max)	
AN36	From: Any Input	$t_{PLH}$	0.873	1.569	2.283	2.952	3.653
	To: Q	$t_{PHL}$	0.913	1.380	1.758	2.081	2.400

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

AN4x is a family of AND-NOR circuits consisting of one 3-input AND gate, and a direct input into a 2-input NOR gate.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td colspan="4">All other combinations</td> <td>H</td> </tr> </tbody> </table>	A	B	C	D	Q	H	H	H	X	L	X	X	X	H	L	All other combinations				H
A	B	C	D	Q																	
H	H	H	X	L																	
X	X	X	H	L																	
All other combinations				H																	

### HDL Syntax

Verilog ..... AN4x *inst\_name* (Q, A, B, C, D);

VHDL..... *inst\_name*: AN4x port map (Q, A, B, C, D);

### Pin Loading

Pin Name	Equivalent Loads			
	AN41	AN42	AN44	AN46
A	1.0	1.1	1.0	1.9
B	1.0	1.1	1.0	1.9
C	1.0	1.1	1.0	1.8
D	1.0	1.0	1.0	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
AN41	1.5	0.457	2.5
AN42	2.8	1.142	6.9
AN44	3.0	1.313	8.1
AN46	3.2	2.327	13.6

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Core Logic


	Number of Equivalent Loads		1	2	4	6	8 (max)
AN41	From: Any Input	$t_{PLH}$	0.850	1.163	1.763	2.356	2.932
	To: Q	$t_{PHL}$	0.839	1.100	1.597	2.100	2.592
AN42	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.345	2.031	2.866	3.861	4.689
AN44	To: Q	$t_{PHL}$	1.387	1.873	2.443	3.103	3.641
	Number of Equivalent Loads		1	10	20	29	39 (max)
AN46	From: Any Input	$t_{PLH}$	1.295	2.063	2.865	3.567	4.334
	To: Q	$t_{PHL}$	1.390	1.893	2.342	2.713	3.104
Number of Equivalent Loads		1	19	38	56	75 (max)	
AN46	From: Any Input	$t_{PLH}$	0.889	1.651	2.348	2.995	3.721
	To: Q	$t_{PHL}$	0.962	1.421	1.793	2.110	2.421

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

AN5x is a family of AND-NOR circuits consisting of one 3-input AND gate and one 2-input AND gate into a 2-input NOR gate.

Logic Symbol	Truth Table																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td colspan="5">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	Q	H	H	H	X	X	L	X	X	X	H	H	L	All other combinations					H
A	B	C	D	E	Q																				
H	H	H	X	X	L																				
X	X	X	H	H	L																				
All other combinations					H																				

### HDL Syntax

Verilog ..... AN5x *inst\_name* (Q, A, B, C, D, E);

VHDL..... *inst\_name*: AN5x port map (Q, A, B, C, D, E);

### Pin Loading

Pin Name	Equivalent Loads		
	AN52	AN54	AN56
A	1.1	1.1	1.9
B	1.1	1.1	1.9
C	1.0	1.0	1.8
D	1.1	1.1	1.8
E	1.0	1.1	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
AN52	3.2	1.288	7.1
AN54	3.2	1.449	8.6
AN56	4.0	2.770	15.5

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
AN52	From: Any Input	$t_{PLH}$	1.300	1.992	2.839	3.836	4.655
	To: Q	$t_{PHL}$	1.383	1.884	2.418	3.051	3.619
AN54	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.355	2.105	2.845	3.511	4.285
AN56	From: Any Input	$t_{PLH}$	0.907	1.633	2.356	3.011	3.692
	To: Q	$t_{PHL}$	1.022	1.491	1.860	2.187	2.528

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

AN6x is a family of AND-NOR circuits consisting of two 3-input AND gates into a 2-input NOR gate.

Logic Symbol	Truth Table																												
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td colspan="6">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	H	H	H	X	X	X	L	X	X	X	H	H	H	L	All other combinations						H
A	B	C	D	E	F	Q																							
H	H	H	X	X	X	L																							
X	X	X	H	H	H	L																							
All other combinations						H																							

### HDL Syntax

Verilog ..... AN6x *inst\_name* (Q, A, B, C, D, E, F);

VHDL..... *inst\_name*: AN6x port map (Q, A, B, C, D, E, F);

### Pin Loading

Pin Name	Equivalent Loads		
	AN62	AN64	AN66
A	1.1	1.0	1.9
B	1.1	1.0	1.9
C	1.1	1.0	1.9
D	1.0	1.1	1.9
E	1.0	1.0	1.9
F	1.0	1.0	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
AN62	3.2	1.399	7.7
AN64	3.8	1.576	8.8
AN66	4.2	2.975	15.8

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
AN62	From: Any Input	$t_{PLH}$	1.321	2.003	2.845	3.846	4.675
	To: Q	$t_{PHL}$	1.375	1.848	2.418	3.087	3.638
AN64	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.317	2.021	2.790	3.477	4.237
AN66	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.977	1.654	2.335	3.009	3.740
	To: Q	$t_{PHL}$	1.084	1.570	1.924	2.238	2.563

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

AN7x is a family of AND-NOR circuits consisting of one 3-input AND gate, and two direct inputs into a 3-input NOR gate.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td colspan="5">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	Q	H	H	H	X	X	L	X	X	X	H	X	L	X	X	X	X	H	L	All other combinations					H
A	B	C	D	E	Q																										
H	H	H	X	X	L																										
X	X	X	H	X	L																										
X	X	X	X	H	L																										
All other combinations					H																										

### HDL Syntax

Verilog ..... AN7x *inst\_name* (Q, A, B, C, D, E);

VHDL..... *inst\_name*: AN7x port map (Q, A, B, C, D, E);

### Pin Loading

Pin Name	Equivalent Loads		
	AN72	AN74	AN76
A	1.0	1.0	1.9
B	1.0	1.0	1.9
C	1.0	1.0	1.9
D	1.1	1.0	1.9
E	1.0	1.0	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
AN72	3.0	1.165	7.1
AN74	3.2	1.336	8.5
AN76	3.8	2.518	15.1

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
AN72	From: Any Input	$t_{PLH}$	1.324	2.028	2.871	3.858	4.669
	To: Q	$t_{PHL}$	1.375	1.907	2.477	3.102	3.595
AN74	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.327	2.066	2.844	3.519	4.250
AN76	From: Any Input	$t_{PLH}$	0.925	1.658	2.373	3.021	3.686
	To: Q	$t_{PHL}$	0.978	1.461	1.825	2.138	2.452

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

AN8x is a family of AND-NOR circuits consisting of two 2-input AND gates, and a direct input into a 3-input NOR gate.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="5">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	Q	H	H	X	X	X	L	X	X	H	H	X	L	X	X	X	X	H	L	All other combinations					H
A	B	C	D	E	Q																										
H	H	X	X	X	L																										
X	X	H	H	X	L																										
X	X	X	X	H	L																										
All other combinations					H																										

### HDL Syntax

Verilog ..... AN8x *inst\_name* (Q, A, B, C, D, E);

VHDL..... *inst\_name*: AN8x port map (Q, A, B, C, D, E);

### Pin Loading

Pin Name	Equivalent Loads		
	AN82	AN84	AN86
A	1.1	1.0	1.9
B	1.0	1.0	1.9
C	1.1	1.0	1.9
D	1.1	1.1	1.9
E	1.0	1.0	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
AN82	3.5	1.462	8.9
AN84	4.0	1.643	10.5
AN86	4.5	3.096	17.8

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


		Number of Equivalent Loads		1	5	10	16	21 (max)
AN82	From: Any Input To: Q	$t_{PLH}$	1.325	2.053	2.906	3.894	4.698	
		$t_{PHL}$	1.323	1.860	2.454	3.111	3.629	
AN84	Number of Equivalent Loads		1	10	20	29	39 (max)	
	From: Any Input To: Q	$t_{PLH}$	1.352	2.123	2.907	3.585	4.320	
AN86	From: Any Input To: Q	$t_{PHL}$	1.359	1.914	2.377	2.744	3.121	
		Number of Equivalent Loads		1	19	38	56	75 (max)
AN86	From: Any Input To: Q	$t_{PLH}$	0.953	1.687	2.409	3.067	3.738	
		$t_{PHL}$	0.962	1.489	1.871	2.192	2.517	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

AN9x is a family of AND-NOR circuits consisting of one 3-input AND gate, one 2-input AND gate, and a direct input into a 3-input NOR gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="6">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	H	H	H	X	X	X	L	X	X	X	H	H	X	L	X	X	X	X	X	H	L	All other combinations						H
A	B	C	D	E	F	Q																														
H	H	H	X	X	X	L																														
X	X	X	H	H	X	L																														
X	X	X	X	X	H	L																														
All other combinations						H																														

Core Logic

### HDL Syntax

Verilog ..... AN9x *inst\_name* (Q, A, B, C, D, E, F);

VHDL ..... *inst\_name*: AN9x port map (Q, A, B, C, D, E, F);

### Pin Loading

Pin Name	Equivalent Loads		
	AN92	AN94	AN96
A	1.1	1.0	1.8
B	1.1	1.0	1.8
C	1.0	1.1	1.8
D	1.0	1.1	1.9
E	1.0	1.1	1.8
F	0.9	1.0	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EOL_{pd}$ (Eq-load)
AN92	4.0	1.592	9.5
AN94	4.2	1.760	11.0
AN96	4.8	3.324	18.2

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


		Number of Equivalent Loads		1	5	10	16	21 (max)
AN92	From: Any Input To: Q	$t_{PLH}$	$t_{PHL}$	1.449 1.520	2.140 2.020	2.992 2.602	4.005 3.272	4.846 3.817
		Number of Equivalent Loads		1	10	20	29	39 (max)
AN94	From: Any Input To: Q	$t_{PLH}$	$t_{PHL}$	1.490 1.542	2.294 2.057	3.072 2.525	3.732 2.911	4.436 3.316
		Number of Equivalent Loads		1	19	38	56	75 (max)
AN96	From: Any Input To: Q	$t_{PLH}$	$t_{PHL}$	0.980 1.026	1.747 1.533	2.474 1.938	3.125 2.270	3.793 2.587

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

ANAx is a family of AND-NOR circuits consisting of two 3-input AND gates, and a direct input into a 3-input NOR gate.

Logic Symbol	Truth Table																																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="7">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	G	Q	H	H	H	X	X	X	X	L	X	X	X	H	H	H	X	L	X	X	X	X	X	X	H	L	All other combinations							H
A	B	C	D	E	F	G	Q																																		
H	H	H	X	X	X	X	L																																		
X	X	X	H	H	H	X	L																																		
X	X	X	X	X	X	H	L																																		
All other combinations							H																																		

### HDL Syntax

Verilog ..... ANAx *inst\_name* (Q, A, B, C, D, E, F, G);

VHDL..... *inst\_name*: ANAx port map (Q, A, B, C, D, E, F, G);

### Pin Loading

Pin Name	Equivalent Loads		
	ANA2	ANA4	ANA6
A	1.0	1.0	1.9
B	1.0	1.1	1.9
C	1.0	1.0	1.9
D	1.1	1.1	2.0
E	1.1	1.1	2.0
F	1.1	1.1	1.9
G	1.0	1.0	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ANA2	4.2	1.706	10.3
ANA4	4.0	1.863	11.4
ANA6	4.8	3.538	19.2

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
ANA2	From: Any Input	$t_{PLH}$	1.487	2.182	3.035	4.047	4.884
	To: Q	$t_{PHL}$	1.559	2.065	2.650	3.322	3.866
ANA4	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.461	2.208	2.991	3.678	4.428
ANA6	To: Q	$t_{PHL}$	1.569	2.061	2.520	2.908	3.323
	Number of Equivalent Loads		1	19	38	56	75 (max)
ANA6	From: Any Input	$t_{PLH}$	1.027	1.764	2.474	3.130	3.826
	To: Q	$t_{PHL}$	1.139	1.614	1.981	2.307	2.641

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

ANBx is a family of AND-NOR circuits consisting of three 2-input AND gates into a 3-input NOR gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="6">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	H	H	X	X	X	X	L	X	X	H	H	X	X	L	X	X	X	X	H	H	L	All other combinations						H
A	B	C	D	E	F	Q																														
H	H	X	X	X	X	L																														
X	X	H	H	X	X	L																														
X	X	X	X	H	H	L																														
All other combinations						H																														

### HDL Syntax

Verilog ..... ANBx *inst\_name* (Q, A, B, C, D, E, F);  
 VHDL..... *inst\_name*: ANBx port map (Q, A, B, C, D, E, F);

### Pin Loading

Pin Name	Equivalent Loads		
	ANB2	ANB4	ANB6
A	1.1	1.0	1.8
B	1.0	1.0	1.9
C	1.0	1.0	1.9
D	1.0	1.0	1.9
E	1.0	1.1	1.9
F	0.9	1.0	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$E_{QL_{pd}}$ (Eq-load)
ANB2	3.8	1.599	9.1
ANB4	4.2	1.779	10.8
ANB6	4.8	3.357	18.7

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
ANB2	From: Any Input	$t_{PLH}$	1.326	2.042	2.895	3.892	4.708
	To: Q	$t_{PHL}$	1.347	1.868	2.448	3.102	3.624
ANB4	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.368	2.162	2.946	3.616	4.336
ANB6	From: Any Input	$t_{PLH}$	0.952	1.731	2.453	3.100	3.760
	To: Q	$t_{PHL}$	0.995	1.528	1.913	2.241	2.560

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

ANCx is a family of AND-NOR circuits consisting of one 3-input AND gate and two 2-input AND gates into a 3-input NOR gate.

Logic Symbol	Truth Table																																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td align="center" colspan="7">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	G	Q	H	H	H	X	X	X	X	L	X	X	X	H	H	X	X	L	X	X	X	X	X	H	H	L	All other combinations							H
A	B	C	D	E	F	G	Q																																		
H	H	H	X	X	X	X	L																																		
X	X	X	H	H	X	X	L																																		
X	X	X	X	X	H	H	L																																		
All other combinations							H																																		

**HDL Syntax**

Verilog ..... ANCx *inst\_name* (Q, A, B, C, D, E, F, G);

VHDL..... *inst\_name*: ANCx port map (Q, A, B, C, D, E, F, G);

**Pin Loading**

Pin Name	Equivalent Loads		
	ANC2	ANC4	ANC6
A	1.0	1.0	1.8
B	1.0	1.0	1.9
C	1.0	1.0	1.9
D	1.0	1.0	1.9
E	1.0	1.0	1.9
F	1.0	1.0	1.9
G	1.0	1.0	1.9

**Size And Power Characteristics**

Cell	Equivalent Gates	Size And Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
ANC2	4.2	1.726	9.7
ANC4	4.2	1.886	11.1
ANC6	5.0	3.581	19.0

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
ANC2	From: Any Input	$t_{PLH}$	1.446	2.173	3.028	4.018	4.824
	To: Q	$t_{PHL}$	1.527	2.071	2.651	3.289	3.790
ANC4	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.526	2.234	3.012	3.714	4.497
ANC6	To: Q	$t_{PHL}$	1.506	2.018	2.487	2.875	3.283
	Number of Equivalent Loads		1	19	38	56	75 (max)
ANC6	From: Any Input	$t_{PLH}$	0.953	1.789	2.493	3.145	3.846
	To: Q	$t_{PHL}$	1.042	1.572	1.967	2.297	2.618

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

ANDx is a family of AND-NOR circuits consisting of two 3-input AND gates and one 2-input AND gate into a 3-input NOR gate.

Logic Symbol		Truth Table																																																					
		<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td colspan="8">All other combinations</td><td>H</td></tr> </tbody> </table>									A	B	C	D	E	F	G	H	Q	H	H	H	X	X	X	X	X	L	X	X	X	H	H	H	X	X	L	X	X	X	X	X	X	H	H	L	All other combinations								H
A	B	C	D	E	F	G	H	Q																																															
H	H	H	X	X	X	X	X	L																																															
X	X	X	H	H	H	X	X	L																																															
X	X	X	X	X	X	H	H	L																																															
All other combinations								H																																															

### HDL Syntax

Verilog ..... ANDx *inst\_name* (Q, A, B, C, D, E, F, G, H);

VHDL..... *inst\_name*: ANDx port map (Q, A, B, C, D, E, F, G, H);

### Pin Loading

Pin Name	Equivalent Loads		
	AND2	AND4	AND6
A	1.1	1.0	1.8
B	1.1	1.0	1.9
C	1.0	1.0	1.9
D	1.0	1.1	2.0
E	1.0	1.1	1.9
F	1.0	1.1	1.9
G	1.0	1.0	2.0
H	1.1	1.0	1.9

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
AND2	4.5	1.842	10.4
AND4	4.5	2.004	11.5
AND6	5.0	3.799	19.6

a. See page 2-13 for power equation.

**Propagation Delays (ns)**


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.461	2.182	3.036	4.032	4.847
AND2	To: Q	$t_{PHL}$	1.544	2.093	2.675	3.311	3.810
	Number of Equivalent Loads		1	10	20	29	39 (max)
AND4	From: Any Input	$t_{PLH}$	1.474	2.223	3.005	3.690	4.438
	To: Q	$t_{PHL}$	1.512	2.060	2.521	2.889	3.266
AND6	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.846	1.706	2.395	3.044	3.779
	To: Q	$t_{PHL}$	1.051	1.594	1.999	2.340	2.680

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

ANEx is a family of AND-NOR circuits consisting of three 3-input AND gates into a 3-input NOR gate.

Logic Symbol	Truth Table																																																		
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>I</th><th>Q</th></tr> </thead> <tbody> <tr> <td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td colspan="9">All other combinations</td><td>H</td></tr> </tbody> </table>	A	B	C	D	E	F	G	H	I	Q	H	H	H	X	X	X	X	X	X	L	X	X	X	H	H	H	X	X	X	L	X	X	X	X	X	X	H	H	H	L	All other combinations									H
A	B	C	D	E	F	G	H	I	Q																																										
H	H	H	X	X	X	X	X	X	L																																										
X	X	X	H	H	H	X	X	X	L																																										
X	X	X	X	X	X	H	H	H	L																																										
All other combinations									H																																										

**HDL Syntax**

Verilog ..... ANEx *inst\_name* (Q, A, B, C, D, E, F, G, H, I);

VHDL..... *inst\_name*: ANEx port map (Q, A, B, C, D, E, F, G, H, I);

**Pin Loading**

Pin Name	Equivalent Loads		
	ANE2	ANE4	ANE6
A	1.1	1.0	1.8
B	1.1	1.0	1.8
C	1.0	1.1	1.8
D	1.1	1.1	1.9
E	1.1	1.1	1.9
F	1.1	1.1	1.9
G	1.1	1.1	1.9
H	1.1	1.1	1.9
I	1.0	1.1	1.9

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
ANE2	5.0	1.971	11.0
ANE4	5.2	2.141	12.6
ANE6	5.8	4.040	20.7

a. See page 2-13 for power equation.

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	To: Q	t <sub>PLH</sub>	t <sub>PHL</sub>	t <sub>PLH</sub>	t <sub>PHL</sub>	t <sub>PLH</sub>
ANE2	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	To: Q	1.511	2.193	3.021	4.016	4.847
ANE4	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	To: Q	1.621	2.381	3.192	3.916	4.718
ANE6	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	To: Q	1.007	1.745	2.476	3.150	3.849

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

AU1x is a family of combinational one-bit full adders.

Logic Symbol		Truth Table				
		CI	A	B	S	CO
		L	L	L	L	L
		L	L	H	H	L
		L	H	L	H	L
		L	H	H	L	H
		H	L	L	H	L
		H	L	H	L	H
		H	H	L	L	H
		H	H	H	H	H

### HDL Syntax

Verilog ..... AU1x *inst\_name* (CO, S, A, B, CI);

VHDL..... *inst\_name*: AU1x port map (CO, S, A, B, CI);

### Pin Loading

Pin Name	Equivalent Loads	
	AU11	AU12
A	4.9	8.4
B	4.8	8.4
CI	3.7	6.5

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
AU11	4.8	1.960	10.6
AU12	5.2	3.546	18.2

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

**Core Logic**

	Number of Equivalent Loads		1	5	10	16	21 (max)
AU11	From: A	$t_{PLH}$	1.348	2.093	2.982	3.994	4.795
	To: S	$t_{PHL}$	2.687	3.263	3.905	4.629	5.207
	From: B	$t_{PLH}$	1.315	2.038	2.890	3.878	4.684
	To: S	$t_{PHL}$	2.939	3.572	4.216	4.903	5.435
	From: Cl	$t_{PLH}$	1.213	2.024	2.926	3.930	4.728
	To: S	$t_{PHL}$	2.898	3.591	4.226	4.865	5.342
AU12	From: A	$t_{PLH}$	1.180	1.967	2.859	3.862	4.663
	To: CO	$t_{PHL}$	1.992	2.704	3.391	4.103	4.645
	From: B	$t_{PLH}$	1.271	2.003	2.857	3.843	4.645
	To: CO	$t_{PHL}$	1.962	2.660	3.336	4.039	4.574
	From: Cl	$t_{PLH}$	1.246	1.996	2.860	3.851	4.654
	To: CO	$t_{PHL}$	1.628	2.308	2.971	3.663	4.190
	Number of Equivalent Loads		1	10	20	29	39 (max)
AU12	From: A	$t_{PLH}$	0.971	1.743	2.520	3.189	3.912
	To: S	$t_{PHL}$	1.974	2.532	3.040	3.458	3.897
	From: B	$t_{PLH}$	0.904	1.671	2.449	3.122	3.850
	To: S	$t_{PHL}$	2.113	2.738	3.237	3.626	4.020
	From: Cl	$t_{PLH}$	0.918	1.695	2.490	3.179	3.927
	To: S	$t_{PHL}$	2.073	2.716	3.229	3.623	4.017
	From: A	$t_{PLH}$	0.918	1.681	2.473	3.164	3.917
AU12	To: CO	$t_{PHL}$	1.310	1.953	2.480	2.896	3.319
	From: B	$t_{PLH}$	0.902	1.665	2.458	3.152	3.909
	To: CO	$t_{PHL}$	1.329	1.970	2.452	2.833	3.235
	From: Cl	$t_{PLH}$	0.890	1.619	2.384	3.079	3.860
	To: CO	$t_{PHL}$	0.935	1.546	2.042	2.432	2.830

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Logic Schematic**



**Core Logic**

# BL02




## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

BL02 is a tristate bus latch that stores the final binary level on the bus when left undriven.

Core Logic

Logic Symbol	Truth Table	Pin Loading				
	N/A	<table border="1"><thead><tr><th></th><th>Equivalent Load</th></tr></thead><tbody><tr><td>IO</td><td>1.5</td></tr></tbody></table>		Equivalent Load	IO	1.5
	Equivalent Load					
IO	1.5					

Equivalent Gates ..... 2.5

### HDL Syntax

Verilog ..... BL02 *inst\_name* (IO);

VHDL ..... *inst\_name*: BL02 port map (IO);

### Size And Power Characteristics



Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	0.415	nA
$EQL_{pd}$	7.2	Eq-load

See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

BR0x is a family of non-inverting bus receivers with a single output to be used as the output of tristate busses.

Logic Symbol	Truth Table						
 	<table border="1"> <tr> <td>A</td><td>Q</td></tr> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </table>	A	Q	L	L	H	H
A	Q						
L	L						
H	H						

Core Logic

### HDL Syntax

Verilog ..... BR0x *inst\_name* (Q, A);  
 VHDL..... *inst\_name*: BR0x port map (Q, A);

### Pin Loading

Pin Name	Equivalent Loads		
	BR02	BR04	BR06
A	1.0	2.0	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
BR02	1.0	0.585	3.4
BR04	1.5	1.106	5.7
BR06	2.0	1.484	8.8

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	10	20	29	39 (max)
BR02	From: Any Input	$t_{PLH}$	0.632	1.351	2.129	2.823	3.591
	To: Q	$t_{PHL}$	0.653	1.134	1.537	1.888	2.299
BR04	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.418	1.090	1.785	2.449	3.163
BR06	To: Q	$t_{PHL}$	0.631	0.962	1.206	1.465	1.811
	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Input	$t_{PLH}$	0.450	1.146	1.764	2.430	3.117
	To: Q	$t_{PHL}$	0.564	1.075	1.361	1.621	1.887

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell****Description**


CVDD is the resistive tie-up to the core V<sub>DD</sub> bus for all cell inputs.

**Equivalent Gates** ..... 1.0

**HDL Syntax**

Verilog ..... CVDD *inst\_name* (Q);

VHDL..... *inst\_name*: CVDD port map (Q);



Core  
Logic

# CVSS



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

CVSS is the resistive tie-down to the core V<sub>SS</sub> bus for all cell inputs.


**Equivalent Gates** ..... 1.0

### HDL Syntax

Verilog ..... CVSS *inst\_name* (Q);


VHDL..... *inst\_name*: CVSS port map (Q);

Core Logic



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

DC2x is a family of two-to-four line decoder/demultiplexers with active low enable.

Logic Symbol	Truth Table																																										
	<table border="1"> <thead> <tr> <th>EN</th> <th>S1</th> <th>S0</th> <th>Q0N</th> <th>Q1N</th> <th>Q2N</th> <th>Q3N</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>X</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	EN	S1	S0	Q0N	Q1N	Q2N	Q3N	H	X	X	H	H	H	H	L	L	L	L	H	H	H	L	L	H	H	L	H	H	L	H	L	H	H	L	H	L	H	H	H	H	H	L
EN	S1	S0	Q0N	Q1N	Q2N	Q3N																																					
H	X	X	H	H	H	H																																					
L	L	L	L	H	H	H																																					
L	L	H	H	L	H	H																																					
L	H	L	H	H	L	H																																					
L	H	H	H	H	H	L																																					

**HDL Syntax**

Verilog ..... DC2x *inst\_name* (Q0N, Q1N, Q2N, Q3N, EN, S0, S1);  
 VHDL..... *inst\_name*: DC2x port map (Q0N, Q1N, Q2N, Q3N, EN, S0, S1);

**Pin Loading**

Pin Name	Equivalent Loads	
	DC21	DC22
S0	3.4	3.5
S1	3.4	3.5
EN	1.0	4.2

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
DC21	5.5	2.318	16.3
DC22	7.2	3.252	18.2

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	2	4	6	8 (max)
DC21	From: Sx	$t_{PLH}$	0.948	1.188	1.644	2.084	2.514
	To: QN	$t_{PHL}$	1.035	1.271	1.717	2.143	2.557
DC22	From: EN	$t_{PLH}$	1.415	1.653	2.104	2.538	2.961
	To: QN	$t_{PHL}$	1.361	1.596	2.050	2.490	2.922
	Number of Equivalent Loads		1	5	10	16	21 (max)
DC22	From: Sx	$t_{PLH}$	0.832	1.526	2.366	3.359	4.178
	To: QN	$t_{PHL}$	1.405	2.064	2.705	3.375	3.885
	From: EN	$t_{PLH}$	0.900	1.575	2.412	3.413	4.244
	To: QN	$t_{PHL}$	1.546	2.213	2.859	3.533	4.046

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

DC3x is a family of three-to-eight line decoder/demultiplexers with active low enable.

Logic Symbol		Truth Table											
	DC3x	EN	S2	S1	S0	Q0N	Q1N	Q2N	Q3N	Q4N	Q5N	Q6N	Q7N
		H	X	X	X	H	H	H	H	H	H	H	H
		L	L	L	L	L	H	H	H	H	H	H	H
		L	L	L	H	H	L	H	H	H	H	H	H
		L	L	H	L	H	H	L	H	H	H	H	H
		L	L	H	H	H	H	H	L	H	H	H	H
		L	H	L	L	H	H	H	H	L	H	H	H
		L	H	L	H	H	H	H	H	H	L	H	H
		L	H	H	L	H	H	H	H	H	H	L	H
		L	H	H	H	H	H	H	H	H	H	H	L

**Core Logic**
**HDL Syntax**

Verilog ..... DC3x *inst\_name* (Q0N, Q1N, Q2N, Q3N, Q4N, Q5N, Q6N, Q7N, EN, S0, S1, S2);

VHDL ..... *inst\_name* DC3x port map (Q0N, Q1N, Q2N, Q3N, Q4N, Q5N, Q6N, Q7N, EN, S0, S1, S2);

**Pin Loading**

Pin Name	Equivalent Loads	
	DC31	DC32
S0	6.1	6.6
S1	6.5	6.7
S2	5.7	5.8
EN	1.0	1.0

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
DC31	12.3	5.021	40.3
DC32	17.0	7.616	58.5

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell


### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	2	4	5	7 (max)
DC31	From: Sx	$t_{PLH}$	1.244	1.527	2.047	2.293	2.767
	To: QN	$t_{PHL}$	1.462	1.765	2.306	2.559	3.043
DC32	From: EN	$t_{PLH}$	2.147	2.427	2.945	3.191	3.669
	To: QN	$t_{PHL}$	2.115	2.431	2.992	3.253	3.749
	Number of Equivalent Loads		1	5	10	16	21 (max)
DC32	From: Sx	$t_{PLH}$	0.886	1.575	2.412	3.400	4.216
	To: QN	$t_{PHL}$	1.596	2.324	3.006	3.702	4.225
DC32	From: EN	$t_{PLH}$	2.983	3.689	4.537	5.531	6.347
	To: QN	$t_{PHL}$	3.166	3.908	4.587	5.272	5.783

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

DF00x is a family of static, master-slave D flip-flops without SET or RESET. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table												
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change</p>	D	C	Q	H	↑	H	L	↑	L	X	L	NC
D	C	Q											
H	↑	H											
L	↑	L											
X	L	NC											

Core Logic

### HDL Syntax

Verilog ..... DF00x *inst\_name* (Q, C, D);  
 VHDL..... *inst\_name*: DF00x port map (Q, C, D);

### Pin Loading

Pin Name	Equivalent Loads	
	DF001	DF002
D	1.1	1.1
C	1.1	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
DF001	4.0	1.419	8.1
DF002	4.0	1.594	9.5

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: C	$t_{PLH}$	1.907	2.597	3.436	4.426	5.242
DF001	To: Q	$t_{PHL}$	1.567	2.060	2.646	3.330	3.889
	Number of Equivalent Loads		1	10	20	29	39 (max)
DF002	From: C	$t_{PLH}$	1.845	2.575	3.346	4.024	4.767
	To: Q	$t_{PHL}$	1.554	2.123	2.598	2.975	3.362


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	Delay (ns) To	Parameter	Cell	
			DF001	DF002
Min C Width	High	$t_w$	1.920	1.894
Min C Width	Low	$t_w$	2.192	2.104
Min D Setup		$t_{su}$	1.249	1.265
Min D Hold		$t_h$	0.537	0.489

### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

DF011 is a static, master-slave D flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																												
	<table border="1"> <thead> <tr> <th>RN</th> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	RN	D	C	Q	L	X	X	L	H	L	↑	L	H	H	↑	H	H	X	L	NC	<table border="1"> <thead> <tr> <th></th> <th>Equivalent Load</th> </tr> </thead> <tbody> <tr> <td>D</td> <td>1.1</td> </tr> <tr> <td>C</td> <td>1.1</td> </tr> <tr> <td>RN</td> <td>1.1</td> </tr> </tbody> </table>		Equivalent Load	D	1.1	C	1.1	RN	1.1
RN	D	C	Q																											
L	X	X	L																											
H	L	↑	L																											
H	H	↑	H																											
H	X	L	NC																											
	Equivalent Load																													
D	1.1																													
C	1.1																													
RN	1.1																													

**Core Logic**
**Equivalent Gates** ..... 5.2

**HDL Syntax**

Verilog ..... DF011 *inst\_name* (Q, C, D, RN);

VHDL ..... *inst\_name*: DF011 port map (Q, C, D, RN);

**Size And Power Characteristics**

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	2.028	nA
$EQL_{pd}$	12.9	Eq-load

See page 2-13 for power equation.

**Propagation Delays**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	3	6	8	11 (max)
C	Q	$t_{PLH}$ $t_{PHL}$	2.407 1.762	3.012 2.070	3.929 2.480	4.543 2.735	5.468 3.103
RN	Q	$t_{PHL}$	1.095	1.379	1.747	1.986	2.327

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell


### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Value
Min C Width	High	$t_w$	2.357
Min C Width	Low	$t_w$	2.306
Min RN Width	Low	$t_w$	2.613
Min D Setup		$t_{su}$	1.373
Min D Hold		$t_h$	0.522
Min RN Setup		$t_{su}$	1.118
Min RN Hold		$t_h$	1.590


Core Logic

### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

DF021 is a static, master-slave D flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																												
	<table border="1"> <thead> <tr> <th>SN</th> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	SN	D	C	Q	L	X	X	H	H	L	↑	L	H	H	↑	H	H	X	L	NC	<table border="1"> <thead> <tr> <th></th> <th>Equivalent Load</th> </tr> </thead> <tbody> <tr> <td>D</td> <td>1.0</td> </tr> <tr> <td>C</td> <td>1.1</td> </tr> <tr> <td>SN</td> <td>2.2</td> </tr> </tbody> </table>		Equivalent Load	D	1.0	C	1.1	SN	2.2
SN	D	C	Q																											
L	X	X	H																											
H	L	↑	L																											
H	H	↑	H																											
H	X	L	NC																											
	Equivalent Load																													
D	1.0																													
C	1.1																													
SN	2.2																													

**Equivalent Gates** ..... 4.8

**HDL Syntax**

Verilog.....DF021 *inst\_name* (Q, C, D, SN);

VHDL.....*inst\_name*: DF021 port map (Q, C, D, SN);

**Size And Power Characteristics**

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	1.723	nA
$EOL_{pd}$	9.4	Eq-load

See page 2-13 for power equation.

**Propagation Delays**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Number of Equivalent Loads				
			1	3	6	8	11 (max)
C	Q	$t_{PLH}$	2.145	2.590	3.178	3.543	4.067
		$t_{PHL}$	1.738	2.120	2.648	2.984	3.473
SN	Q	$t_{PLH}$	0.742	1.094	1.608	2.011	2.637


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Timing Constraints**


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Value
Min C Width	High	$t_w$	2.134
Min C Width	Low	$t_w$	2.232
Min SN Width	Low	$t_w$	1.758
Min D Setup		$t_{su}$	1.312
Min D Hold		$t_h$	0.510
Min SN Setup		$t_{su}$	0.521
Min SN Hold		$t_h$	1.893

**Core Logic**
**Logic Schematic**


**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

DF031 is a static, master-slave D flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																																				
		SN	RN	D	C	Q	Equivalent Load																															
	<table border="1"> <thead> <tr> <th>SN</th> <th>RN</th> <th>D</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>IL</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> </tr> </tbody> </table> <p>NC = No Change IL = Illegal</p>	SN	RN	D	C	Q	L	L	X	X	IL	L	H	X	X	H	H	L	X	X	L	H	H	L	↑	L	H	H	H	↑	H	H	H	X	L	NC	D	1.0
SN	RN	D	C	Q																																		
L	L	X	X	IL																																		
L	H	X	X	H																																		
H	L	X	X	L																																		
H	H	L	↑	L																																		
H	H	H	↑	H																																		
H	H	X	L	NC																																		
		C	1.1																																			
		SN	2.2																																			
		RN	1.0																																			

**Equivalent Gates** ..... 6.0

**HDL Syntax**

Verilog ..... DF031 *inst\_name* (Q, D, RN, SN);  
VHDL..... *inst\_name*: DF031 port map (Q, D, RN, SN);

**Size And Power Characteristics**

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	1.937	nA
$EQL_{pd}$	13.4	Eq-load

See page 2-13 for power equation.

**Propagation Delays**

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 5.0V$ , Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	3	6	8	11 (max)
C		Q	$t_{PLH}$	2.365	3.102	4.220	4.969	6.098
			$t_{PHL}$	1.755	2.114	2.689	3.086	3.695
RN		Q	$t_{PHL}$	1.160	1.566	2.117	2.473	3.004
SN		Q	$t_{PLH}$	0.657	1.024	1.500	1.799	2.245

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Timing Constraints


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Value
Min C Width	High	$t_w$	2.413
Min C Width	Low	$t_w$	2.370
Min RN Width	Low	$t_w$	2.661
Min SN Width	Low	$t_w$	1.832
Min D Setup		$t_{su}$	1.434
Min D Hold		$t_h$	0.529
Min RN Setup		$t_{su}$	1.282
Min RN Hold		$t_h$	1.548
Min SN Setup		$t_{su}$	0.634
Min SN Hold		$t_h$	1.943

### Logic Schematic


RN

SN



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

DF10x is a family of static, master-slave D flip-flops. SET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>SN</th> <th>D</th> <th>C</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>↑</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>↑</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>NC</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	SN	D	C	Q	QN	L	X	X	H	L	H	L	↑	L	H	H	H	↑	H	L	H	X	L	NC	NC
SN	D	C	Q	QN																						
L	X	X	H	L																						
H	L	↑	L	H																						
H	H	↑	H	L																						
H	X	L	NC	NC																						

**HDL Syntax**

Verilog.....DF10x *inst\_name* (Q, QN, C, D, SN);  
VHDL.....*inst\_name*: DF10x port map (Q, QN, C, D, SN);

**Pin Loading**

Pin Name	Equivalent Loads			
	DF101	DF102	DF104	DF106
D	1.0	1.0	1.1	1.0
C	1.1	1.1	1.1	1.1
SN	2.4	2.2	3.5	3.4

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static IDD ( $T_J = 85^\circ\text{C}$ ) (nA)	EQLpd (Eq-load)
DF101	5.8	2.005	12.6
DF102	5.5	2.317	14.5
DF104	7.0	3.561	24.5
DF106	7.8	4.226	29.4

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Core Logic

Number of Equivalent Loads		1	5	10	16	21 (max)	
DF101	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.062 1.808	2.787 2.476	3.594 3.103	4.563 3.743	5.427 4.224
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.405 2.571	3.049 3.064	3.881 3.643	4.900 4.315	5.759 4.862
	From: SN To: Q	$t_{PLH}$	2.733	3.506	4.386	5.387	6.194
	From: SN To: QN	$t_{PHL}$	1.043	1.571	2.124	2.780	3.283
	Number of Equivalent Loads		1	10	20	29	39 (max)
DF102	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.017 1.735	2.778 2.405	3.559 2.922	4.238 3.319	4.975 3.717
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.622 2.648	3.242 3.218	3.988 3.650	4.683 3.981	5.473 4.311
	From: SN To: Q	$t_{PLH}$	3.004	3.763	4.567	5.277	6.055
	From: SN To: QN	$t_{PHL}$	0.963	1.503	1.943	2.331	2.746
	Number of Equivalent Loads		1	19	38	56	75 (max)
DF104	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.315 1.622	2.961 2.301	3.638 2.778	4.274 3.140	4.922 3.459
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.273 2.678	2.974 3.158	3.707 3.490	4.402 3.754	5.129 4.004
	From: SN To: Q	$t_{PLH}$	2.270	2.982	3.707	4.395	5.121
	From: SN To: QN	$t_{PHL}$	0.666	1.183	1.542	1.872	2.196
	Number of Equivalent Loads		1	28	56	84	112 (max)
DF106	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.131 1.730	3.038 2.542	3.709 2.970	4.349 3.338	4.999 3.691
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.716 2.811	3.260 3.325	3.914 3.706	4.637 4.046	5.419 4.366
	From: SN To: Q	$t_{PLH}$	2.542	3.429	4.180	4.878	5.546
	From: SN To: QN	$t_{PHL}$	0.825	1.300	1.628	1.965	2.296

**AMI500MXSC 0.5 micron CMOS Standard Cell**


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			DF101	DF102	DF104	DF106
Min C Width	High	$t_w$	2.127	2.315	2.424	2.649
Min C Width	Low	$t_w$	2.268	2.201	2.556	2.526
Min SN Width		$t_w$	2.123	2.439	2.049	2.152
Min D Setup		$t_{su}$	1.358	1.311	1.490	1.466
Min D Hold		$t_h$	0.528	0.507	0.555	0.554
Min SN Setup		$t_{su}$	0.553	0.521	0.649	0.654
Min SN Hold		$t_h$	1.860	1.859	2.087	2.042

### Logic Schematic



# DF11x



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

DF11x is a family of static, master-slave D flip-flops. RESET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																									
	<table border="1"><thead><tr><th>RN</th><th>D</th><th>C</th><th>Q</th><th>QN</th></tr></thead><tbody><tr><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td><td>↑</td><td>L</td><td>H</td></tr><tr><td>H</td><td>H</td><td>↑</td><td>H</td><td>L</td></tr><tr><td>H</td><td>X</td><td>L</td><td>NC</td><td>NC</td></tr></tbody></table> <p>NC = No Change</p>	RN	D	C	Q	QN	L	X	X	L	H	H	L	↑	L	H	H	H	↑	H	L	H	X	L	NC	NC
RN	D	C	Q	QN																						
L	X	X	L	H																						
H	L	↑	L	H																						
H	H	↑	H	L																						
H	X	L	NC	NC																						

### HDL Syntax

Verilog.....DF11x *inst\_name* (Q, QN, C, D, RN);

VHDL.....inst\_DF11x : DF11x port map (Q, QN, C, D, RN);

### Pin Loading

Pin Name	Equivalent Loads			
	DF111	DF112	DF114	DF116
D	1.0	1.0	1.0	1.0
C	1.0	1.1	1.0	1.0
RN	1.0	1.1	1.0	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
DF111	6.2	2.335	15.0
DF112	6.0	2.676	17.8
DF114	7.8	3.991	27.1
DF116	8.5	4.720	32.8

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Number of Equivalent Loads		1	5	10	16	21 (max)	
DF111	From: C To: Q	$t_{PLH}$ $t_{PHL}$	1.982 1.821	2.749 2.484	3.603 3.118	4.565 3.773	5.333 4.268
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.337 2.731	2.939 3.248	3.758 3.859	4.788 4.571	5.674 5.152
	From: RN To: Q	$t_{PHL}$	3.999	4.904	5.651	6.362	6.873
	From: RN To: QN	$t_{PLH}$	1.349	2.034	2.875	3.859	4.685
	Number of Equivalent Loads		1	10	20	29	39 (max)
DF112	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.009 1.745	2.765 2.450	3.545 2.964	4.225 3.351	4.964 3.734
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.632 2.901	3.302 3.532	4.038 4.012	4.698 4.378	5.430 4.745
	From: RN To: Q	$t_{PHL}$	4.148	5.172	5.808	6.257	6.682
	From: RN To: QN	$t_{PLH}$	1.344	2.058	2.822	3.495	4.246
	Number of Equivalent Loads		1	19	38	56	75 (max)
DF114	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.040 1.650	2.815 2.386	3.549 2.832	4.223 3.173	4.925 3.484
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.163 2.787	2.774 3.175	3.436 3.589	4.082 3.971	4.777 4.342
	From: RN To: Q	$t_{PHL}$	3.146	4.050	4.504	4.909	5.366
	From: RN To: QN	$t_{PLH}$	1.192	1.899	2.601	3.246	3.920
	Number of Equivalent Loads		1	28	56	84	112 (max)
DF116	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.167 1.739	2.890 2.483	3.589 2.944	4.289 3.316	4.993 3.636
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.592 3.057	3.113 3.601	3.759 3.898	4.455 4.214	5.185 4.558
	From: RN To: Q	$t_{PHL}$	3.499	4.336	4.927	5.431	5.885
	From: RN To: QN	$t_{PLH}$	1.319	1.940	2.603	3.284	3.981

## AMI500MXSC 0.5 micron CMOS Standard Cell


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			DF111	DF112	DF114	DF116
Min C Width	High	$t_w$	2.195	2.481	2.508	2.791
Min C Width	Low	$t_w$	2.158	2.179	2.456	2.458
Min RN Width		$t_w$	2.481	2.489	2.773	2.767
Min D Setup		$t_{su}$	1.327	1.320	1.423	1.423
Min D Hold		$t_h$	0.493	0.505	0.543	0.543
Min RN Setup		$t_{su}$	1.093	1.103	1.351	1.351
Min RN Hold		$t_h$	1.456	1.463	1.526	1.526

### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

DF12x is a family of static, master-slave D flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table					
		SN	RN	D	C	Q	QN
		L	L	X	X	IL	IL
		L	H	X	X	H	L
		H	L	X	X	L	H
		H	H	L	↑	L	H
		H	H	H	↑	H	L
		H	H	X	L	NC	NC

IL = Illegal                    NC = No Change

### HDL Syntax

Verilog ..... DF12x *inst\_name* (Q, QN, C, D, RN, SN);

VHDL..... *inst\_name*: DF12x port map (Q, QN, C, D, RN, SN);

### Pin Loading

Pin Name	Equivalent Loads			
	DF121	DF122	DF124	DF126
D	1.0	1.0	1.0	1.0
C	1.1	1.1	1.1	1.1
SN	2.2	2.3	2.4	2.2
RN	1.0	1.0	1.0	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
DF121	7.0	2.305	16.5
DF122	7.0	2.630	19.0
DF124	8.0	3.613	26.9
DF126	9.0	4.304	32.3

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Core Logic

Number of Equivalent Loads		1	5	10	16	21 (max)	
DF121	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.049 1.809	2.766 2.446	3.609 3.113	4.607 3.808	5.444 4.320
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.545 3.049	3.132 3.676	3.956 4.310	5.013 4.985	5.934 5.505
	From: SN To: Q	$t_{PLH}$	2.713	3.423	4.309	5.368	6.250
	From: SN To: QN	$t_{PHL}$	1.021	1.540	2.106	2.752	3.286
	From: RN To: Q	$t_{PHL}$	4.033	4.856	5.641	6.451	7.063
	From: RN To: QN	$t_{PLH}$	1.487	2.224	3.084	4.074	4.897
Number of Equivalent Loads		1	10	20	29	39 (max)	
DF122	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.059 1.790	2.820 2.493	3.604 3.026	4.288 3.434	5.031 3.841
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.756 3.187	3.457 3.876	4.215 4.387	4.890 4.774	5.634 5.158
	From: SN To: Q	$t_{PLH}$	3.108	3.943	4.757	5.448	6.189
	From: SN To: QN	$t_{PHL}$	0.941	1.498	1.931	2.296	2.722
	From: RN To: Q	$t_{PHL}$	4.360	5.335	6.027	6.542	7.048
	From: RN To: QN	$t_{PLH}$	1.480	2.240	3.030	3.721	4.474

**AMI500MXSC 0.5 micron CMOS Standard Cell**

**Core  
Logic**

Number of Equivalent Loads		1	19	38	56	75 (max)	
DF124	From: C To: Q	$t_{PLH}$ $t_{PHL}$	3.528 2.972	4.089 3.415	4.772 3.798	5.450 4.168	6.181 4.577
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.265 2.454	3.047 2.966	3.747 3.391	4.364 3.756	4.985 4.115
	From: SN To: Q	$t_{PLH}$	1.384	2.075	2.779	3.425	4.142
	From: SN To: QN	$t_{PHL}$	3.226	3.816	4.207	4.514	4.802
	From: RN To: Q	$t_{PHL}$	1.890	2.438	2.862	3.195	3.532
	From: RN To: QN	$t_{PLH}$	4.818	5.479	6.150	6.766	7.407
Number of Equivalent Loads		1	28	56	84	112 (max)	
DF126	From: C To: Q	$t_{PLH}$ $t_{PHL}$	3.680 3.147	4.374 3.639	5.064 4.042	5.743 4.409	6.414 4.754
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.447 2.735	3.226 3.324	3.872 3.717	4.506 4.048	5.152 4.343
	From: SN To: Q	$t_{PLH}$	1.513	2.177	2.861	3.548	4.246
	From: SN To: QN	$t_{PHL}$	3.520	4.188	4.537	4.808	5.039
	From: RN To: Q	$t_{PHL}$	2.185	2.709	3.093	3.393	3.715
	From: RN To: QN	$t_{PLH}$	5.151	5.793	6.376	6.977	7.589

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Timing Constraints


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			DF121	DF122	DF124	DF126
Min C Width	High	$t_w$	2.428	2.708	2.437	2.504
Min C Width	Low	$t_w$	2.304	2.314	2.294	2.327
Min RN Width	Low	$t_w$	2.570	2.573	2.587	2.608
Min SN Width	Low	$t_w$	2.124	2.527	2.185	2.204
Min D Setup		$t_{su}$	1.384	1.385	1.405	1.394
Min D Hold		$t_h$	0.528	0.529	0.516	0.532
Min RN Setup		$t_{su}$	1.245	1.254	1.323	1.267
Min RN Hold		$t_h$	1.499	1.496	1.451	1.513
Min SN Setup		$t_{su}$	0.622	0.625	0.664	0.625
Min SN Hold		$t_h$	1.885	1.895	1.834	1.904

### Logic Schematic

RN


SN



**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

DF1Fx is a family of static, master-slave D flip-flops without SET or RESET. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>D</th> <th>C</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>↑</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>↑</td> <td>H</td> <td>L</td> </tr> <tr> <td>X</td> <td>L</td> <td>NC</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	D	C	Q	QN	X	X	L	H	L	↑	L	H	H	↑	H	L	X	L	NC	NC
D	C	Q	QN																		
X	X	L	H																		
L	↑	L	H																		
H	↑	H	L																		
X	L	NC	NC																		

Core Logic

### HDL Syntax

Verilog ..... DF1Fx *inst\_name* (Q, QN, C, D);

VHDL ..... *inst\_name*: DF1Fx port map (Q, QN, C, D)

### Pin Loading

Pin Name	Equivalent Loads			
	DF1F1	DF1F2	DF1F4	DF1F6
D	1.1	1.1	1.0	1.0
C	1.1	1.0	1.0	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
DF1F1	5.2	1.823	11.9
DF1F2	5.0	2.161	13.7
DF1F4	6.0	3.215	20.9
DF1F6	6.8	4.131	28.0

a. See page 2-13 for power equation.

# DF1Fx



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: C	$t_{PLH}$	2.012	2.721	3.574	4.576	5.399
DF1F1	To: Q	$t_{PHL}$	1.846	2.459	3.101	3.798	4.343
	From: C	$t_{PLH}$	2.244	2.960	3.790	4.743	5.516
DF1F2	To: QN	$t_{PHL}$	2.436	2.996	3.556	4.149	4.605
	Number of Equivalent Loads		1	10	20	29	39 (max)
DF1F2	From: C	$t_{PLH}$	1.947	2.677	3.467	4.170	4.945
	To: Q	$t_{PHL}$	1.717	2.377	2.896	3.299	3.705
DF1F4	From: C	$t_{PLH}$	2.430	3.088	3.833	4.509	5.264
	To: QN	$t_{PHL}$	2.441	2.945	3.382	3.734	4.098
DF1F4	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: C	$t_{PLH}$	2.742	3.411	4.125	4.779	5.449
DF1F4	To: Q	$t_{PHL}$	2.426	2.961	3.321	3.628	3.958
	From: C	$t_{PLH}$	1.840	2.574	3.260	3.894	4.553
DF1F4	To: QN	$t_{PHL}$	2.153	2.602	2.953	3.291	3.690
DF1F6	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: C	$t_{PLH}$	2.819	3.411	4.069	4.747	5.437
DF1F6	To: Q	$t_{PHL}$	2.497	2.877	3.199	3.545	3.912
	From: C	$t_{PLH}$	2.059	2.695	3.317	3.973	4.696
	To: QN	$t_{PHL}$	1.943	2.599	3.032	3.370	3.649

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Timing Constraints


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			DF1F1	DF1F2	DF1F4	DF1F6
Min C Width	High	$t_w$	2.026	2.140	1.937	2.065
Min C Width	Low	$t_w$	2.129	2.065	2.076	2.046
Min D Setup		$t_{su}$	1.264	1.237	1.265	1.258
Min D Hold		$t_h$	0.504	0.497	0.491	0.489

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**


**Logic Schematic**



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

DF20x is a family of static, master-slave, multiplexed scan D flip-flops without SET or RESET. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>C</th> <th>D</th> <th>SD</th> <th>SE</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>↑</td> <td>H</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>↑</td> <td>L</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>↑</td> <td>X</td> <td>H</td> <td>H</td> <td>H</td> </tr> <tr> <td>↑</td> <td>X</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>NC</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	C	D	SD	SE	Q	↑	H	X	L	H	↑	L	X	L	L	↑	X	H	H	H	↑	X	L	H	L	L	X	X	X	NC
C	D	SD	SE	Q																											
↑	H	X	L	H																											
↑	L	X	L	L																											
↑	X	H	H	H																											
↑	X	L	H	L																											
L	X	X	X	NC																											

### HDL Syntax

Verilog ..... DF20x *inst\_name* (Q, C, D, SD, SE);  
VHDL..... *inst\_name*: DF20x port map (Q, C, D, SD, SE);

### Pin Loading

Pin Name	Equivalent Loads	
	DF201	DF202
C	1.0	1.0
D	1.0	1.0
SD	1.0	1.0
SE	2.3	2.3

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
DF201	5.2	2.000	13.4
DF202	5.2	2.010	13.2

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
DF201	From: C	$t_{PLH}$	2.078	2.753	3.591	4.593	5.427
	To: Q	$t_{PHL}$	1.660	2.219	2.802	3.432	3.925
DF202	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: C	$t_{PLH}$	1.883	2.564	3.346	4.060	4.862
	To: Q	$t_{PHL}$	1.551	2.100	2.582	2.973	3.379

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


**Timing Constraints**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Cell	
			DF201	DF202
Min C Width	High	$t_w$	2.060	1.876
Min C Width	Low	$t_w$	3.157	2.892
Min D Setup		$t_{su}$	2.464	2.358
Min D Hold		$t_h$	0.534	0.518
Min SD Setup		$t_{su}$	2.464	2.358
Min SD Hold		$t_h$	0.534	0.518
Min SE Setup		$t_{su}$	2.809	2.700
Min SE Hold		$t_h$	0.534	0.518

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Logic Schematic



Core Logic

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

DF211 is a static, master-slave, multiplexed scan D flip-flop. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																																											
		C	D	RN	SD	SE	Q																																						
	<table border="1"> <thead> <tr> <th>C</th><th>D</th><th>RN</th><th>SD</th><th>SE</th><th>Q</th></tr> </thead> <tbody> <tr><td>↑</td><td>H</td><td>H</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>↑</td><td>L</td><td>H</td><td>X</td><td>L</td><td>L</td></tr> <tr><td>↑</td><td>X</td><td>H</td><td>H</td><td>H</td><td>H</td></tr> <tr><td>↑</td><td>X</td><td>H</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>L</td></tr> <tr><td>L</td><td>X</td><td>H</td><td>X</td><td>X</td><td>NC</td></tr> </tbody> </table>	C	D	RN	SD	SE	Q	↑	H	H	X	L	H	↑	L	H	X	L	L	↑	X	H	H	H	H	↑	X	H	L	H	L	X	X	L	X	X	L	L	X	H	X	X	NC	C	1.1
C	D	RN	SD	SE	Q																																								
↑	H	H	X	L	H																																								
↑	L	H	X	L	L																																								
↑	X	H	H	H	H																																								
↑	X	H	L	H	L																																								
X	X	L	X	X	L																																								
L	X	H	X	X	NC																																								
		D	1.0																																										
		RN	1.1																																										
		SD	1.0																																										
		SE	2.3																																										

NC = No Change

**Equivalent Gates** ..... 6.2

**HDL Syntax**

Verilog ..... DF211 *inst\_name* (Q, C, D, RN, SD, SE);

VHDL ..... *inst\_name*: DF211 port map (Q, C, D, RN, SD, SE);

**Size And Power Characteristics**

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	2.517	nA
$EQL_{pd}$	17.2	Eq-load

See page 2-13 for power equation.

**Propagation Delays**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	3	6	8	11 (max)
C	Q	$t_{PLH}$	2.399	3.042	3.958	4.552	5.426
		$t_{PHL}$	1.778	2.077	2.484	2.741	3.114
RN	Q	$t_{PHL}$	1.112	1.389	1.760	2.007	2.363

Delay will vary with input conditions. See page 2-15 for interconnect estimates.



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	Delay (ns) To	Parameter	Value
Min C Width	High	$t_w$	2.394
Min C Width	Low	$t_w$	3.257
Min RN Width	Low	$t_w$	1.885
Min D Setup		$t_{su}$	2.577
Min D Hold		$t_h$	0.532
Min SD Setup		$t_{su}$	2.577
Min SD Hold		$t_h$	0.532
Min SE Setup		$t_{su}$	2.920
Min SE Hold		$t_h$	0.532
Min RN Setup		$t_{su}$	1.194
Min RN Hold		$t_h$	1.108

### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

DF221 is a static, master-slave, multiplexed scan D flip-flop. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table	Pin Loading																																											
		C	D	SD	SE	SN	Q	Equivalent Load																																					
	<table border="1"> <thead> <tr> <th>C</th><th>D</th><th>SD</th><th>SE</th><th>SN</th><th>Q</th></tr> </thead> <tbody> <tr> <td>↑</td><td>H</td><td>X</td><td>L</td><td>H</td><td>H</td></tr> <tr> <td>↑</td><td>L</td><td>X</td><td>L</td><td>H</td><td>L</td></tr> <tr> <td>↑</td><td>X</td><td>H</td><td>H</td><td>H</td><td>H</td></tr> <tr> <td>↑</td><td>X</td><td>L</td><td>H</td><td>H</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>L</td><td>X</td><td>X</td><td>X</td><td>H</td><td>NC</td></tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	C	D	SD	SE	SN	Q	↑	H	X	L	H	H	↑	L	X	L	H	L	↑	X	H	H	H	H	↑	X	L	H	H	L	X	X	X	X	L	H	L	X	X	X	H	NC	C	1.0
C	D	SD	SE	SN	Q																																								
↑	H	X	L	H	H																																								
↑	L	X	L	H	L																																								
↑	X	H	H	H	H																																								
↑	X	L	H	H	L																																								
X	X	X	X	L	H																																								
L	X	X	X	H	NC																																								
		D	1.0																																										
		SD	1.0																																										
		SE	2.3																																										
		SN	2.2																																										

**Core Logic**
**Equivalent Gates .....** 5.8

**HDL Syntax**

Verilog ..... DF221 *inst\_name* (Q, C, D, SD, SE, SN);  
 VHDL ..... *inst\_name*: DF221 port map (Q, C, D, SD, SE, SN);

**Size And Power Characteristics**

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	2.205	nA
$EQL_{pd}$	14.2	Eq-load

See page 2-13 for power equation.

**Propagation Delays**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	3	6	8	11 (max)
C	Q	$t_{PLH}$	2.183	2.566	3.158	3.559	4.167
		$t_{PHL}$	1.805	2.186	2.713	3.048	3.537
SN	Q	$t_{PLH}$	0.825	1.159	1.596	1.954	2.509

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell


### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Value
Min C Width	High	$t_w$	2.182
Min C Width	Low	$t_w$	3.257
Min SN Width	Low	$t_w$	1.460
Min D Setup		$t_{su}$	2.579
Min D Hold		$t_h$	0.531
Min SD Setup		$t_{su}$	2.579
Min SD Hold		$t_h$	0.531
Min SE Setup		$t_{su}$	2.923
Min SE Hold		$t_h$	0.531
Min SN Setup		$t_{su}$	0.577
Min SN Hold		$t_h$	1.562

### Logic Schematic

SN



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

DF231 is a static, master-slave, multiplexed scan D flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table							Pin Loading	
	C	D	RN	SD	SE	SN	Q		Equivalent Load
DF231	↑	H	H	X	L	H	H		
	↑	L	H	X	L	H	L		
	↑	X	H	H	H	H	H	C	1.1
	↑	X	H	L	H	H	L	D	1.0
	X	X	L	X	X	H	L	RN	1.0
	X	X	H	X	X	L	H	SD	1.0
	X	X	L	X	X	L	IL	SE	2.3
	L	X	H	X	X	H	NC	SN	2.4

NC = No Change      IL = Illegal Condition

**Core Logic**
**Equivalent Gates .....** 7.2

**HDL Syntax**

Verilog ..... DF231 *inst\_name* (Q, C, D, RN, SD, SE, SN);

VHDL ..... *inst\_name*: DF231 port map (Q, C, D, RN, SD, SE, SN);

**Size And Power Characteristics**

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	2.340	nA
EQL <sub>pd</sub>	17.0	Eq-load

See page 2-13 for power equation.

**Propagation Delays**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	3	6	8	11 (max)
C		Q	t <sub>PLH</sub>	2.369	3.138	4.255	4.987	6.073
			t <sub>PHL</sub>	1.732	2.129	2.707	3.086	3.648
RN		Q	t <sub>PHL</sub>	1.093	1.518	2.084	2.447	2.973
SN		Q	t <sub>PLH</sub>	0.598	0.906	1.319	1.583	1.970

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


## AMI500MXSC 0.5 micron CMOS Standard Cell

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Value
Min C Width	High	$t_w$	2.482
Min C Width	Low	$t_w$	3.073
Min RN Width	Low	$t_w$	2.675
Min SN Width	Low	$t_w$	1.891
Min D Setup		$t_{su}$	2.524
Min D Hold		$t_h$	0.527
Min SD Setup		$t_{su}$	2.524
Min SD Hold		$t_h$	0.527
Min SE Setup		$t_{su}$	2.864
Min SE Hold		$t_h$	0.527
Min RN Setup		$t_{su}$	1.295
Min RN Hold		$t_h$	1.590
Min SN Setup		$t_{su}$	0.659
Min SN Hold		$t_h$	1.927

### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

DF40x is a family of static, master-slave, multiplexed scan D flip-flops. SET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table						
		C	D	SD	SE	SN	Q	QN
	DF40x	↑	H	X	L	H	H	L
		↑	L	X	L	H	L	H
		↑	X	H	H	H	H	L
		↑	X	L	H	H	L	H
		X	X	X	X	L	H	L
		L	X	X	X	H	NC	NC
NC = No Change								

**Core Logic**
**HDL Syntax**

Verilog ..... DF40x *inst\_name* (Q, QN, C, D, SD, SE, SN);

VHDL ..... *inst\_name*: DF40x port map (Q, QN, C, D, SD, SE, SN);

**Pin Loading**

Pin Name	Equivalent Loads			
	DF401	DF402	DF404	DF406
C	1.0	1.1	1.1	1.1
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.3	2.3	2.3	2.3
SN	2.1	2.2	3.3	3.3

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
DF401	6.8	2.573	17.5
DF402	6.8	2.897	20.0
DF404	8.5	3.954	27.4
DF406	9.2	4.636	32.8

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Core Logic

Number of Equivalent Loads		1	5	10	16	21 (max)	
DF401	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.171 1.895	2.819 2.535	3.666 3.164	4.709 3.852	5.592 4.383
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.482 2.757	3.218 3.272	4.057 3.855	5.010 4.509	5.816 5.083
	From: SN To: Q	$t_{PLH}$	1.868	2.608	3.462	4.440	5.239
	From: SN To: QN	$t_{PHL}$	1.093	1.632	2.218	2.851	3.371
	Number of Equivalent Loads		1	10	20	29	39 (max)
DF402	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.183 1.833	2.906 2.494	3.690 3.025	4.380 3.439	5.166 3.860
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.807 2.886	3.464 3.425	4.216 3.879	4.893 4.237	5.670 4.657
	From: SN To: Q	$t_{PLH}$	2.038	2.792	3.546	4.194	4.895
	From: S To: QN	$t_{PHL}$	1.043	1.608	2.041	2.411	2.830
	Number of Equivalent Loads		1	19	38	56	75 (max)
DF404	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.133 1.714	2.855 2.313	3.599 2.730	4.248 3.118	4.890 3.507
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.361 2.776	2.987 3.173	3.652 3.506	4.282 3.788	4.998 4.074
	From: SN To: Q	$t_{PLH}$	2.300	3.082	3.766	4.430	5.093
	From: SN To: QN	$t_{PHL}$	0.711	1.206	1.544	1.866	2.216
	Number of Equivalent Loads		1	28	56	84	112 (max)
DF406	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.287 1.778	3.049 2.552	3.755 2.973	4.412 3.316	5.112 3.630
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.714 2.817	3.229 3.273	3.931 3.620	4.610 3.928	5.384 4.214
	From: SN To: Q	$t_{PLH}$	2.598	3.333	4.043	4.732	5.409
	From: SN To: QN	$t_{PHL}$	0.847	1.357	1.642	1.968	2.326

**AMI500MXSC 0.5 micron CMOS Standard Cell**


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			DF401	DF402	DF404	DF406
Min C Width	High	$t_w$	2.283	2.518	2.437	2.669
Min C Width	Low	$t_w$	3.255	3.268	3.325	3.324
Min SN Width	Low	$t_w$	1.482	1.688	2.104	2.140
Min D Setup		$t_{su}$	2.567	2.569	2.593	2.594
Min D Hold		$t_h$	0.533	0.535	0.555	0.555
Min SD Setup		$t_{su}$	2.567	2.569	2.593	2.594
Min SD Hold		$t_h$	0.533	0.535	0.555	0.555
Min SE Setup		$t_{su}$	2.913	2.915	2.939	2.937
Min SE Hold		$t_h$	0.533	0.535	0.555	0.555
Min SN Setup		$t_{su}$	0.576	0.576	0.656	0.656
Min SN Hold		$t_h$	1.558	1.572	2.133	2.132

### Logic Schematic



# DF41x



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

DF41x is a family of static, master-slave, multiplexed scan D flip-flops. RESET is asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table						
	C	D	RN	SD	SE	Q	QN
	↑	H	H	X	L	H	L
	↑	L	H	X	L	L	H
	↑	X	H	H	H	H	L
	↑	X	H	L	H	L	H
	X	X	L	X	X	L	H
	L	X	H	X	X	NC	NC

NC = No Change

Core Logic

### HDL Syntax

Verilog ..... DF41x *inst\_name* (Q, QN, C, D, RN, SD, SE);

VHDL..... *inst\_name*: DF41x port map (Q, QN, C, D, RN, SD, SE);

### Pin Loading

Pin Name	Equivalent Loads			
	DF411	DF412	DF414	DF416
C	1.1	1.1	1.1	1.1
D	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.1
SD	1.0	1.0	1.0	1.0
SE	2.3	2.3	2.3	2.3

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> (T <sub>J</sub> = 85°C) (nA)	EQL <sub>pd</sub> (Eq-load)
DF411	7.2	2.910	20.5
DF412	7.2	3.257	23.0
DF414	9.0	4.405	31.3
DF416	10.0	5.147	37.2

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
DF411	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.164 1.943	2.944 2.619	3.798 3.254	4.746 3.904	5.544 4.416
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.496 3.066	3.184 3.685	4.015 4.301	4.994 4.957	5.815 5.504
	From: RN To: Q	$t_{PHL}$	2.623	3.263	3.894	4.558	5.103
	From: RN To: QN	$t_{PLH}$	1.413	2.113	2.956	3.944	4.756
	Number of Equivalent Loads		1	10	20	29	39 (max)
DF412	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.168 1.889	2.890 2.559	3.675 3.089	4.374 3.502	5.145 3.918
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.794 3.172	3.397 3.755	4.134 4.269	4.824 4.683	5.614 5.142
	From: RN To: Q	$t_{PHL}$	2.637	3.295	3.811	4.215	4.628
	From: RN To: QN	$t_{PLH}$	1.371	2.085	2.857	3.536	4.285
	Number of Equivalent Loads		1	19	38	56	75 (max)
DF414	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.126 1.611	2.897 2.335	3.604 2.792	4.236 3.139	4.878 3.465
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.362 2.930	2.902 3.448	3.579 3.821	4.266 4.158	5.024 4.502
	From: RN To: Q	$t_{PHL}$	3.137	4.164	4.661	5.028	5.370
	From: RN To: QN	$t_{PLH}$	1.166	1.902	2.615	3.262	3.933
	Number of Equivalent Loads		1	28	56	84	112 (max)
DF416	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.246 1.753	3.054 2.520	3.764 2.996	4.424 3.363	5.053 3.669
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.720 3.080	3.224 3.608	3.875 4.036	4.528 4.404	5.256 4.720
	From: RN To: Q	$t_{PHL}$	3.634	4.629	5.046	5.419	5.804
	From: RN To: QN	$t_{PLH}$	1.287	1.984	2.646	3.313	3.987
	Number of Equivalent Loads		1	28	56	84	112 (max)

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


**AMI500MXSC 0.5 micron CMOS Standard Cell**

## Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Cell			
			DF411	DF412	DF414	DF416
Min C Width	High	$t_w$	2.460	2.712	2.572	2.866
Min C Width	Low	$t_w$	3.298	3.298	3.346	3.346
Min RN Width	Low	$t_w$	1.884	1.883	2.942	2.941
Min D Setup		$t_{su}$	2.596	2.596	2.612	2.613
Min D Hold		$t_h$	0.537	0.537	0.557	0.557
Min SD Setup		$t_{su}$	2.596	2.596	2.612	2.613
Min SD Hold		$t_h$	0.537	0.537	0.557	0.557
Min SE Setup		$t_{su}$	2.941	2.941	2.959	2.959
Min SE Hold		$t_h$	0.537	0.537	0.557	0.557
Min RN Setup		$t_{su}$	1.194	1.194	1.416	1.420
Min RN Hold		$t_h$	1.123	1.123	1.677	1.677


## Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

DF42x is a family of static, master-slave, multiplexed scan D flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table								
		C	D	RN	SD	SE	SN	Q	QN	
		↑	H	H	X	L	H	H	L	
		↑	L	H	X	L	H	L	H	
		↑	X	H	H	H	H	H	L	
		↑	X	H	L	H	H	L	H	
		X	X	L	X	X	H	L	H	
		X	X	H	X	X	L	H	L	
		X	X	L	X	X	L	IL	IL	
		L	X	H	X	X	H	NC	NC	
NC = No Change    IL = Illegal Condition										

**Core Logic**

### HDL Syntax

Verilog ..... DF421x *inst\_name* (Q, QN, C, D, RN, SD, SE, SN);  
VHDL ..... *inst\_name*: DF421x port map (Q, QN, C, D, RN, SD, SE, SN);

### Pin Loading

Pin Name	Equivalent Loads			
	DF421	DF422	DF424	DF426
C	1.1	1.1	1.1	1.1
D	1.0	1.0	1.0	1.0
RN	1.1	1.1	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.3	2.3	2.3	2.3
SN	2.4	2.4	2.4	2.5

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
DF421	8.2	2.709	20.4
DF422	8.2	3.031	23.0
DF424	9.5	4.027	30.4
DF426	10.2	4.709	36.1

a. See page 2-13 for power equation.

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.030 1.809	2.791 2.415	3.648 3.058	4.617 3.762	5.441 4.314
DF421	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.464 3.051	3.146 3.726	3.985 4.343	4.984 4.964	5.812 5.538
	From: RN To: Q	$t_{PHL}$	3.948	4.714	5.497	6.336	7.005
	From: RN To: QN	$t_{PLH}$	1.537	2.262	3.121	4.107	4.936
	From: SN To: Q	$t_{PLH}$	2.654	3.389	4.274	5.302	6.173
	From: SN To: QN	$t_{PHL}$	1.036	1.558	2.121	2.775	3.316
	Number of Equivalent Loads		1	10	20	29	39 (max)
DF422	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.028 1.815	2.800 2.497	3.586 3.020	4.266 3.420	5.005 3.821
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.786 3.192	3.505 3.905	4.260 4.405	4.905 4.774	5.673 5.150
	From: RN To: Q	$t_{PHL}$	4.221	5.230	5.868	6.349	6.859
	From: RN To: QN	$t_{PLH}$	1.501	2.269	3.057	3.740	4.492
	From: SN To: Q	$t_{PLH}$	3.039	3.889	4.698	5.378	6.110
	From: SN To: QN	$t_{PHL}$	0.967	1.508	1.942	2.328	2.726

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Core Logic**

Number of Equivalent Loads		1	19	38	56	75 (max)	
<b>DF424</b>	From: C To: Q	$t_{PLH}$ $t_{PHL}$	3.527 2.891	4.157 3.368	4.843 3.759	5.530 4.117	6.200 4.477
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.346 2.541	3.042 3.223	3.677 3.630	4.303 3.940	5.102 4.223
	From: RN To: Q	$t_{PHL}$	1.852	2.446	2.834	3.122	3.390
	From: RN To: QN	$t_{PLH}$	4.784	5.417	6.049	6.634	7.241
	From: SN To: Q	$t_{PLH}$	1.358	2.051	2.770	3.401	4.079
	From: SN To: QN	$t_{PHL}$	3.278	3.712	4.077	4.393	4.706
Number of Equivalent Loads		1	28	56	84	112 (max)	
<b>DF426</b>	From: C To: Q	$t_{PLH}$ $t_{PHL}$	3.835 3.138	4.539 3.652	5.225 4.041	5.859 4.382	6.500 4.756
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.407 2.643	3.168 3.242	3.874 3.638	4.595 3.984	5.320 4.283
	From: RN To: Q	$t_{PHL}$	2.137	2.795	3.155	3.450	3.713
	From: RN To: QN	$t_{PLH}$	5.059	5.564	6.174	6.793	7.507
	From: SN To: Q	$t_{PLH}$	1.555	2.273	2.945	3.634	4.371
	From: SN To: QN	$t_{PHL}$	3.498	3.923	4.316	4.689	5.051

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


## AMI500MXSC 0.5 micron CMOS Standard Cell

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			DF421	DF422	DF424	DF426
Min C Width	High	$t_w$	2.408	2.695	2.449	2.508
Min C Width	Low	$t_w$	3.077	3.046	3.081	3.073
Min RN Width	Low	$t_w$	2.715	2.685	2.686	2.686
Min SN Width	Low	$t_w$	2.076	2.463	2.151	2.184
Min D Setup		$t_{su}$	2.532	2.511	2.532	2.521
Min D Hold		$t_h$	0.524	0.523	0.526	0.527
Min SD Setup		$t_{su}$	2.532	2.511	2.532	2.521
Min SD Hold		$t_h$	0.524	0.523	0.526	0.527
Min SE Setup		$t_{su}$	2.872	2.851	2.872	2.861
Min SE Hold		$t_h$	0.524	0.523	0.526	0.527
Min RN Setup		$t_{su}$	1.318	1.302	1.304	1.298
Min RN Hold		$t_h$	1.592	1.574	1.591	1.589
Min SN Setup		$t_{su}$	0.652	0.645	0.662	0.648
Min SN Hold		$t_h$	1.939	1.917	1.938	1.941

### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

DF4Fx is a family of static, master-slave, multiplexed scan D flip-flops without SET or RESET. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol		Truth Table					
		C	D	SD	SE	Q	QN
	DF4Fx	↑	H	X	L	H	L
D		↑	L	X	L	L	H
C		↑	X	H	H	H	L
SD		↑	X	L	H	L	H
SE		L	X	X	X	NC	NC

NC = No Change

**Core Logic**

### HDL Syntax

Verilog ..... DF4Fx *inst\_name* (Q, QN, C, D, SD, SE);  
VHDL..... *inst\_name*: DF4Fx port map (Q, QN, C, D, SD, SE);

### Pin Loading

Pin Name	Equivalent Loads			
	DF4F1	DF4F2	DF4F4	DF4F6
C	1.0	1.1	1.0	1.0
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.4	2.3	2.3	2.3

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
DF4F1	6.2	2.395	16.5
DF4F2	6.2	2.740	19.1
DF4F4	7.2	3.631	24.2
DF4F6	8.0	4.545	31.1

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Core Logic


	Number of Equivalent Loads		1	5	10	16	21 (max)
DF4F1	From: C	$t_{PLH}$	2.115	2.849	3.703	4.678	5.504
	To: Q	$t_{PHL}$	1.856	2.540	3.167	3.801	4.319
DF4F2	From: C	$t_{PLH}$	2.353	3.026	3.810	4.793	5.613
	To: QN	$t_{PHL}$	2.587	3.110	3.682	4.318	4.822
DF4F4	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: C	$t_{PLH}$	2.122	2.882	3.653	4.338	5.086
DF4F6	To: Q	$t_{PHL}$	1.828	2.461	2.989	3.416	3.856
	From: C	$t_{PLH}$	2.581	3.266	4.002	4.639	5.391
	To: QN	$t_{PHL}$	2.690	3.166	3.612	3.982	4.393
DF4F4	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: C	$t_{PLH}$	2.815	3.401	4.083	4.778	5.553
DF4F6	To: Q	$t_{PHL}$	2.484	2.940	3.317	3.649	3.981
	From: C	$t_{PLH}$	1.847	2.538	3.248	3.911	4.604
	To: QN	$t_{PHL}$	2.147	2.607	2.976	3.288	3.606
DF4F6	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: C	$t_{PLH}$	2.836	3.393	4.030	4.705	5.411
DF4F6	To: Q	$t_{PHL}$	2.398	2.887	3.252	3.545	3.886
	From: C	$t_{PLH}$	1.962	2.699	3.336	4.053	4.707
	To: QN	$t_{PHL}$	2.406	2.825	3.187	3.528	3.854

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Timing Constraints**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	To	Parameter	Cell			
			DF4F1	DF4F2	DF4F4	DF4F6
Min C Width	High	$t_w$	2.152	2.360	1.981	2.106
Min C Width	Low	$t_w$	3.093	3.156	2.877	2.877
Min D Setup		$t_{su}$	2.440	2.470	2.358	2.358
Min D Hold		$t_h$	0.522	0.531	0.512	0.512
Min SD Setup		$t_{su}$	2.440	2.470	2.358	2.358
Min SD Hold		$t_h$	0.522	0.531	0.512	0.512
Min SE Setup		$t_{su}$	2.783	2.814	2.700	2.700
Min SE Hold		$t_h$	0.522	0.531	0.512	0.512

**Logic Schematic**


## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

DL00x is a family of transparent, unbuffered D latch with active low gate transparency and without SET or RESET.

Logic Symbol	Truth Table												
	<table border="1"><thead><tr><th>GN</th><th>D</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>L</td></tr><tr><td>L</td><td>H</td><td>H</td></tr><tr><td>H</td><td>X</td><td>NC</td></tr></tbody></table> <p>NC = No Change</p>	GN	D	Q	L	L	L	L	H	H	H	X	NC
GN	D	Q											
L	L	L											
L	H	H											
H	X	NC											

Core Logic

### HDL Syntax

Verilog ..... DL00x *inst\_name* (Q, D, GN);

VHDL..... *inst\_name*: DL00x port map (Q, D, GN);

### Pin Loading

Pin Name	Equivalent Loads	
	DL001	DL002
D	1.0	1.0
GN	1.0	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
DL001	2.5	0.998	4.3
DL002	2.5	1.089	4.8

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
DL001	From: D	$t_{PLH}$	1.121	1.804	2.636	3.624	4.441
	To: Q	$t_{PHL}$	1.394	1.881	2.453	3.118	3.660
DL002	From: GN	$t_{PLH}$	1.511	2.165	2.980	3.974	4.813
	To: Q	$t_{PHL}$	1.958	2.492	3.078	3.732	4.252
	Number of Equivalent Loads		1	10	20	29	39 (max)
DL002	From: D	$t_{PLH}$	1.044	1.788	2.547	3.236	4.025
	To: Q	$t_{PHL}$	1.282	1.860	2.327	2.692	3.064
DL002	From: GN	$t_{PLH}$	1.340	2.087	2.867	3.551	4.297
	To: Q	$t_{PHL}$	1.783	2.334	2.808	3.189	3.583

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Timing Constraints**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	To	Parameter	Cell	
			DL001	DL002
Min GN Width	Low	$t_w$	1.969	1.786
Min D Setup		$t_{su}$	1.375	1.274
Min D Hold		$t_h$	0.430	0.428

**Logic Schematic**


## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

DL011 is a transparent, unbuffered D latch with active low gate transparency. RESET is active low.

Logic Symbol	Truth Table	Pin Loading																												
	<table border="1"> <thead> <tr> <th>RN</th> <th>D</th> <th>GN</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>NC</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> </tbody> </table> <p style="text-align: center;">NC = No Change</p>	RN	D	GN	Q	H	L	L	L	H	H	L	H	H	X	H	NC	L	X	X	L	<table border="1"> <thead> <tr> <th></th> <th>Equivalent Load</th> </tr> </thead> <tbody> <tr> <td>D</td> <td>1.0</td> </tr> <tr> <td>GN</td> <td>1.0</td> </tr> <tr> <td>RN</td> <td>1.0</td> </tr> </tbody> </table>		Equivalent Load	D	1.0	GN	1.0	RN	1.0
RN	D	GN	Q																											
H	L	L	L																											
H	H	L	H																											
H	X	H	NC																											
L	X	X	L																											
	Equivalent Load																													
D	1.0																													
GN	1.0																													
RN	1.0																													

**Equivalent Gates** ..... 3.2

### HDL Syntax

Verilog ..... DL011 *inst\_name* (Q, D, GN, RN);  
VHDL..... *inst\_name*: DL011 port map (Q, D, GN, RN);

### Size And Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	1.270	nA
$EQL_{pd}$	5.5	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 5.0V$ , Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	3	6	8	11 (max)
D		Q	$t_{PLH}$	1.278	1.909	2.828	3.432	4.327
			$t_{PHL}$	1.343	1.649	2.048	2.295	2.647
GN		Q	$t_{PLH}$	1.619	2.272	3.188	3.777	4.639
			$t_{PHL}$	1.860	2.169	2.568	2.814	3.163
RN		Q	$t_{PLH}$	1.085	1.701	2.634	3.247	4.149
			$t_{PHL}$	0.779	1.060	1.442	1.682	2.027

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Timing Constraints**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	To	Delay (ns)	Parameter	Value
Min GN Width	Low	$t_w$		1.854
Min RN Width	Low	$t_w$		2.186
Min D Setup		$t_{su}$		1.304
Min D Hold		$t_h$		0.427
Min RN Setup		$t_{su}$		1.086
Min RN Hold		$t_h$		0.535

**Logic Schematic**


## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

DL021 is a transparent, unbuffered D latch with active low gate transparency. SET is active low.

Logic Symbol	Truth Table	Pin Loading																					
			Equivalent Load																				
	<table border="1"> <thead> <tr> <th>SN</th> <th>GN</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>NC</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>H</td> </tr> </tbody> </table> <p>NC = No Change</p>	SN	GN	D	Q	L	X	X	H	H	H	X	NC	H	L	L	L	H	L	H	H	D	1.0
SN	GN	D	Q																				
L	X	X	H																				
H	H	X	NC																				
H	L	L	L																				
H	L	H	H																				
		GN	1.0																				
		SN	1.0																				

**Equivalent Gates** ..... 2.8

### HDL Syntax

Verilog ..... DL021 *inst\_name* (Q, D, GN, SN);  
VHDL..... *inst\_name*: DL021 port map (Q, D, GN, SN);

### Size And Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ C$ )	1.006	nA
$EQL_{pd}$	3.8	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ C$ ,  $V_{DD} = 5.0V$ , Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	3	6	8	11 (max)
D		Q	$t_{PLH}$	1.113	1.537	2.138	2.526	3.096
			$t_{PHL}$	1.374	1.723	2.237	2.576	3.082
GN		Q	$t_{PLH}$	1.436	1.855	2.449	2.834	3.401
			$t_{PHL}$	1.884	2.253	2.778	3.119	3.620
SN		Q	$t_{PLH}$	0.606	0.983	1.527	1.885	2.414
			$t_{PHL}$	0.575	0.932	1.386	1.666	2.070

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Timing Constraints**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Value
Min GN Width	Low	$t_w$	1.884
Min SN Width	Low	$t_w$	1.975
Min D Setup		$t_{su}$	1.357
Min D Hold		$t_h$	0.401
Min SN Setup		$t_{su}$	0.606
Min SN Hold		$t_h$	1.487

**Logic Schematic**


# DL031



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

DL031 is a transparent, unbuffered D latch with active low gate transparency. RESET and SET are active low.

Logic Symbol	Truth Table	Pin Loading																																							
		SN	RN	D	GN	Q																																			
	<table border="1"> <thead> <tr> <th>SN</th> <th>RN</th> <th>D</th> <th>GN</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>IL</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>H</td> <td>NC</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>L</td> <td>H</td> </tr> </tbody> </table> <p>NC = No Change      IL = Illegal</p>	SN	RN	D	GN	Q	L	L	X	X	IL	L	H	X	X	H	H	L	X	X	L	H	H	X	H	NC	H	H	L	L	L	H	H	H	L	H					
SN	RN	D	GN	Q																																					
L	L	X	X	IL																																					
L	H	X	X	H																																					
H	L	X	X	L																																					
H	H	X	H	NC																																					
H	H	L	L	L																																					
H	H	H	L	H																																					
		D					1.1																																		
		GN					1.1																																		
		SN					1.0																																		
		RN					1.0																																		

### Equivalent Gates ..... 3.5

### HDL Syntax

Verilog ..... DL031 *inst\_name* (Q, D, GN, RN, SN);  
VHDL..... *inst\_name*: DL031 port map (Q, D, GN, RN, SN);

### Size And Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	1.261	nA
$EQL_{pd}$	4.8	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	Delay (ns)	To	Parameter	Number of Equivalent Loads				
				1	3	6	8	11 (max)
D		Q	$t_{PLH}$	1.407	1.838	2.451	2.849	3.435
			$t_{PHL}$	1.711	2.130	2.708	3.064	3.556
GN		Q	$t_{PLH}$	1.715	2.096	2.701	3.116	3.751
			$t_{PHL}$	2.372	2.772	3.315	3.657	4.152
SN		Q	$t_{PLH}$	0.683	1.074	1.580	1.905	2.394
			$t_{PHL}$	0.526	0.937	1.485	1.823	2.305
RN		Q	$t_{PLH}$	1.476	1.921	2.538	2.932	3.507
			$t_{PHL}$	1.347	1.714	2.234	2.571	3.066

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Timing Constraints**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	To	Parameter	Value
Min GN Width	Low	$t_w$	2.339
Min RN Width	Low	$t_w$	0.677
Min SN Width	Low	$t_w$	1.521
Min D Setup		$t_{su}$	1.738
Min D Hold		$t_h$	0.417
Min SN Setup		$t_{su}$	0.597
Min SN Hold		$t_h$	1.245
Min RN Setup		$t_{su}$	1.476
Min RN Hold		$t_h$	0.533

**Logic Schematic**


## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

DL63x is a family of transparent, buffered D latches with active low gate transparency and without SET or RESET.

Logic Symbol	Truth Table																
 The logic symbol shows a rectangular box labeled "DL63x". Inside the box, there is a vertical line with a "D" input at the top and a "G" input at the bottom. The output is labeled "Q" on the right side. Below the box, there is a feedback path from the output "Q" back to the "D" input through an inverter symbol (an O with a bar over it).	<table border="1"><thead><tr><th>D</th><th>GN</th><th>Q</th><th>QN</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>L</td><td>H</td></tr><tr><td>H</td><td>L</td><td>H</td><td>L</td></tr><tr><td>X</td><td>H</td><td>NC</td><td>NC</td></tr></tbody></table> <p>NC = No Change</p>	D	GN	Q	QN	L	L	L	H	H	L	H	L	X	H	NC	NC
D	GN	Q	QN														
L	L	L	H														
H	L	H	L														
X	H	NC	NC														

Core Logic

### HDL Syntax

Verilog ..... DL63x *inst\_name* (Q, QN, D, GN);

VHDL ..... *inst\_name*: DL63x port map (Q, QN, D, GN);

### Pin Loading

Pin Name	Equivalent Loads			
	DL631	DL632	DL634	DL636
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
DL631	4.0	1.506	8.2
DL632	4.0	1.854	10.8
DL634	4.5	2.710	15.6
DL636	5.2	3.624	22.7

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
DL631	From: D To: Q	$t_{PLH}$ $t_{PHL}$	1.804 1.958	2.441 2.390	3.268 2.944	4.282 3.620	5.140 4.189
	From: D To: QN	$t_{PLH}$ $t_{PHL}$	1.731 1.568	2.381 2.063	3.216 2.623	4.234 3.278	5.091 3.816
	From: GN To: Q	$t_{PLH}$ $t_{PHL}$	2.122 2.501	2.760 2.954	3.587 3.510	4.601 4.172	5.457 4.720
	From: GN To: QN	$t_{PLH}$ $t_{PHL}$	2.234 1.821	2.966 2.356	3.806 2.941	4.766 3.593	5.541 4.111
DL632	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: D To: Q	$t_{PLH}$ $t_{PHL}$	1.941 2.065	2.616 2.474	3.367 2.910	4.042 3.293	4.792 3.714
	From: D To: QN	$t_{PLH}$ $t_{PHL}$	1.679 1.458	2.418 2.001	3.186 2.473	3.857 2.853	4.589 3.246
	From: GN To: Q	$t_{PLH}$ $t_{PHL}$	2.258 2.572	2.959 3.047	3.709 3.477	4.373 3.830	5.102 4.201
	From: GN To: QN	$t_{PLH}$ $t_{PHL}$	2.233 1.770	2.890 2.301	3.657 2.772	4.363 3.156	5.158 3.557
DL634	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: D To: Q	$t_{PLH}$ $t_{PHL}$	1.659 2.098	2.500 2.585	3.291 2.976	3.948 3.308	4.574 3.633
	From: D To: QN	$t_{PLH}$ $t_{PHL}$	1.577 1.252	2.244 1.766	2.903 2.147	3.544 2.456	4.217 2.751
	From: GN To: Q	$t_{PLH}$ $t_{PHL}$	2.240 2.632	2.882 3.086	3.541 3.452	4.201 3.763	4.939 4.068
	From: GN To: QN	$t_{PLH}$ $t_{PHL}$	2.047 1.549	2.700 2.086	3.407 2.463	4.051 2.760	4.694 3.035

## AMI500MXSC 0.5 micron CMOS Standard Cell

	Number of Equivalent Loads		1	28	56	84	112 (max)
DL636	From: D	$t_{PLH}$	1.939	2.582	3.133	3.791	4.550
	To: Q	$t_{PHL}$	2.040	2.475	2.821	3.157	3.499
	From: D	$t_{PLH}$	1.611	2.291	3.078	3.783	4.418
	To: QN	$t_{PHL}$	1.278	1.970	2.315	2.655	2.982
	From: GN	$t_{PLH}$	2.371	2.953	3.560	4.172	4.795
	To: Q	$t_{PHL}$	2.579	2.992	3.356	3.702	4.038
	From: GN	$t_{PLH}$	2.174	2.924	3.546	4.211	4.926
	To: QN	$t_{PHL}$	1.624	2.294	2.605	2.961	3.367


Delay will vary with input conditions. See page 2-Reference for interconnect estimates.

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			DL631	DL632	DL634	DL636
Min GN Width	Low	$t_w$	1.881	1.948	1.917	2.003
Min D Setup		$t_{su}$	1.332	1.394	1.370	1.468
Min D Hold		$t_h$	0.429	0.428	0.430	0.424


### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

DL64x is a family of transparent, buffered D latches with active low gate transparency. RESET is active low.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>RN</th> <th>D</th> <th>GN</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>NC</td> <td>NC</td> </tr> <tr> <td>L</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> </tbody> </table> <p>NC = No Change</p>	RN	D	GN	Q	QN	H	L	L	L	H	H	H	L	H	L	H	X	H	NC	NC	L	X	X	L	H
RN	D	GN	Q	QN																						
H	L	L	L	H																						
H	H	L	H	L																						
H	X	H	NC	NC																						
L	X	X	L	H																						

### HDL Syntax

Verilog ..... DL64x *inst\_name* (Q, QN, D, GN);

VHDL..... *inst\_name*: DL64x port map (Q, QN, D, GN);

### Pin Loading

Pin Name	Equivalent Loads			
	DL641	DL642	DL644	DL646
D	1.0	1.0	1.0	1.0
GN	1.1	1.1	1.0	1.0
RN	1.0	1.1	1.0	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
DL641	4.0	1.486	8.5
DL642	4.0	1.809	10.9
DL644	5.8	3.441	20.6
DL646	6.2	4.161	26.1

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**


---

**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Core Logic

	Number of Equivalent Loads		1	5	10	16	21 (max)
DL641	From: D	$t_{PLH}$	1.404	2.204	3.085	4.068	4.851
	To: Q	$t_{PHL}$	1.829	2.521	3.179	3.857	4.369
	From: D	$t_{PLH}$	2.317	3.026	3.855	4.814	5.593
	To: QN	$t_{PHL}$	1.870	2.443	3.015	3.620	4.085
	From: GN	$t_{PLH}$	1.700	2.494	3.376	4.367	5.158
	To: Q	$t_{PHL}$	2.428	3.174	3.817	4.446	4.905
DL642	From: GN	$t_{PLH}$	2.901	3.471	4.283	5.334	6.254
	To: QN	$t_{PHL}$	2.203	2.676	3.255	3.940	4.506
	From: RN	$t_{PLH}$	1.471	2.276	3.159	4.144	4.926
	To: Q	$t_{PHL}$	1.286	1.902	2.514	3.158	3.653
	From: RN	$t_{PLH}$	1.734	2.379	3.187	4.187	5.041
	To: QN	$t_{PHL}$	1.957	2.483	3.064	3.716	4.235
	Number of Equivalent Loads		1	10	20	29	39 (max)
DL642	From: D	$t_{PLH}$	1.395	2.240	3.051	3.736	4.465
	To: Q	$t_{PHL}$	1.761	2.517	3.067	3.480	3.888
	From: D	$t_{PLH}$	2.581	3.260	3.994	4.647	5.368
	To: QN	$t_{PHL}$	2.027	2.523	2.978	3.356	3.752
	From: GN	$t_{PLH}$	1.706	2.553	3.363	4.045	4.771
	To: Q	$t_{PHL}$	2.330	2.994	3.570	4.037	4.520
	From: GN	$t_{PLH}$	3.167	3.872	4.611	5.260	5.969
DL642	To: QN	$t_{PHL}$	2.341	2.770	3.231	3.640	4.090
	From: RN	$t_{PLH}$	1.471	2.328	3.140	3.822	4.545
	To: Q	$t_{PHL}$	1.163	1.795	2.292	2.677	3.065
	From: RN	$t_{PLH}$	1.894	2.538	3.282	3.964	4.730
	To: QN	$t_{PHL}$	2.092	2.556	3.018	3.414	3.841

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Core Logic**

Number of Equivalent Loads		1	19	38	56	75 (max)	
<b>DL644</b>	From: D To: Q	$t_{PLH}$ $t_{PHL}$	1.959 1.958	2.699 2.361	3.422 2.738	4.085 3.077	4.770 3.423
	From: D To: QN	$t_{PLH}$ $t_{PHL}$	2.300 2.341	2.946 2.751	3.622 3.087	4.260 3.392	4.932 3.721
	From: GN To: Q	$t_{PLH}$ $t_{PHL}$	2.379 2.528	3.036 2.904	3.722 3.281	4.371 3.652	5.058 4.078
	From: GN To: QN	$t_{PLH}$ $t_{PHL}$	2.882 2.646	3.377 3.147	4.093 3.504	4.818 3.780	5.575 4.028
	From: RN To: Q	$t_{PLH}$ $t_{PHL}$	1.867 1.402	2.498 1.909	3.165 2.251	3.818 2.561	4.524 2.879
	From: RN To: QN	$t_{PLH}$ $t_{PHL}$	1.758 2.146	2.433 2.481	3.088 2.871	3.714 3.236	4.420 3.607
	Number of Equivalent Loads		1	19	38	56	75 (max)
<b>DL646</b>	From: D To: Q	$t_{PLH}$ $t_{PHL}$	2.075 1.963	2.502 2.411	2.973 2.670	3.427 2.851	3.911 3.013
	From: D To: QN	$t_{PLH}$ $t_{PHL}$	2.568 2.528	2.967 2.853	3.378 3.095	3.767 3.299	4.177 3.498
	From: GN To: Q	$t_{PLH}$ $t_{PHL}$	2.457 2.518	2.800 2.835	3.289 3.096	3.773 3.320	4.256 3.541
	From: GN To: QN	$t_{PLH}$ $t_{PHL}$	3.121 2.810	3.464 3.129	3.869 3.364	4.272 3.576	4.710 3.808
	From: RN To: Q	$t_{PLH}$ $t_{PHL}$	1.928 1.458	2.387 1.849	2.866 2.093	3.313 2.282	3.782 2.457
	From: RN To: QN	$t_{PLH}$ $t_{PHL}$	1.971 2.326	2.321 2.605	2.777 2.819	3.242 2.999	3.755 3.174

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


## AMI500MXSC 0.5 micron CMOS Standard Cell

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			DL641	DL642	DL644	DL646
Min GN Width	Low	$t_w$	1.886	2.218	1.906	1.905
Min RN Width	Low	$t_w$	1.331	1.526	2.252	2.252
Min D Setup		$t_{su}$	1.886	2.218	1.346	1.347
Min D Hold		$t_h$	0.415	0.416	0.432	0.432
Min RN Setup		$t_{su}$	0.940	1.037	1.072	1.074
Min RN Hold		$t_h$	0.527	0.528	1.300	1.300


### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

DL65x is a family of transparent, buffered D latches with active low gate transparency. SET is active low.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>SN</th> <th>GN</th> <th>D</th> <th>Q</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>X</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>NC</td> <td>NC</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>NC = No Change</p>	SN	GN	D	Q	QN	L	X	X	H	L	H	H	X	NC	NC	H	L	L	L	H	H	L	H	H	L
SN	GN	D	Q	QN																						
L	X	X	H	L																						
H	H	X	NC	NC																						
H	L	L	L	H																						
H	L	H	H	L																						

### HDL Syntax

Verilog ..... DL65x *inst\_name* (Q, QN, D, GN, SN);  
VHDL..... *inst\_name*: DL65x port map (Q, QN, D, GN, SN);

### Pin Loading

Pin Name	Equivalent Loads			
	DL651	DL652	DL654	DL656
D	1.0	1.0	1.0	1.0
GN	1.0	1.0	1.0	1.0
SN	1.0	1.0	1.0	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
DL651	4.5	1.567	8.6
DL652	4.5	1.904	11.0
DL654	5.2	3.128	19.3
DL656	6.0	3.861	24.7

a. See page 2-13 for power equation.

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**


---

**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
DL651	From: D	$t_{PLH}$	1.942	2.610	3.443	4.438	5.265
	To: Q	$t_{PHL}$	2.119	2.536	3.089	3.776	4.360
	From: D	$t_{PLH}$	1.849	2.585	3.436	4.414	5.207
	To: QN	$t_{PHL}$	1.660	2.217	2.798	3.451	3.993
	From: GN	$t_{PLH}$	2.240	2.947	3.780	4.748	5.538
	To: Q	$t_{PHL}$	2.629	3.166	3.721	4.319	4.785
DL652	From: GN	$t_{PLH}$	2.374	3.089	3.939	4.932	5.744
	To: QN	$t_{PHL}$	1.976	2.519	3.118	3.789	4.323
	From: SN	$t_{PLH}$	1.461	2.115	2.943	3.944	4.783
	To: Q	$t_{PHL}$	1.325	1.769	2.328	3.002	3.564
	From: SN	$t_{PLH}$	1.060	1.787	2.641	3.631	4.438
	To: QN	$t_{PHL}$	1.169	1.758	2.352	2.984	3.470
	Number of Equivalent Loads		1	10	20	29	39 (max)
DL652	From: D	$t_{PLH}$	2.113	2.733	3.479	4.175	4.966
	To: Q	$t_{PHL}$	2.206	2.668	3.100	3.459	3.838
	From: D	$t_{PLH}$	1.853	2.537	3.313	4.018	4.805
	To: QN	$t_{PHL}$	1.583	2.133	2.618	3.013	3.424
	From: GN	$t_{PLH}$	2.411	3.112	3.860	4.522	5.250
	To: Q	$t_{PHL}$	2.743	3.264	3.681	4.007	4.336
	From: GN	$t_{PLH}$	2.381	3.050	3.825	4.535	5.334
DL652	To: QN	$t_{PHL}$	1.900	2.437	2.923	3.323	3.742
	From: SN	$t_{PLH}$	1.595	2.324	3.078	3.736	4.451
	To: Q	$t_{PHL}$	1.449	1.881	2.316	2.692	3.097
	From: SN	$t_{PLH}$	1.007	1.802	2.595	3.276	4.009
	To: QN	$t_{PHL}$	1.124	1.708	2.143	2.503	2.918

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Core Logic**

Number of Equivalent Loads		1	19	38	56	75 (max)	
<b>DL654</b>	From: D To: Q	$t_{PLH}$ $t_{PHL}$	1.771 2.053	2.385 2.582	3.103 2.961	3.792 3.280	4.512 3.592
	From: D To: QN	$t_{PLH}$ $t_{PHL}$	2.435 2.099	3.125 2.549	3.813 2.934	4.450 3.277	5.111 3.630
	From: GN To: Q	$t_{PLH}$ $t_{PHL}$	2.173 2.594	2.956 3.099	3.627 3.449	4.253 3.739	4.916 4.024
	From: GN To: QN	$t_{PLH}$ $t_{PHL}$	3.037 2.427	3.744 2.824	4.265 3.109	4.873 3.401	5.679 3.760
	From: SN To: Q	$t_{PLH}$ $t_{PHL}$	1.223 1.264	1.938 1.767	2.651 2.166	3.319 2.509	4.028 2.857
	From: SN To: QN	$t_{PLH}$ $t_{PHL}$	1.653 1.607	2.304 2.016	2.975 2.366	3.626 2.695	4.328 3.053
Number of Equivalent Loads		1	28	56	84	112 (max)	
<b>DL656</b>	From: D To: Q	$t_{PLH}$ $t_{PHL}$	1.818 2.132	2.499 2.624	3.166 2.999	3.819 3.331	4.464 3.636
	From: D To: QN	$t_{PLH}$ $t_{PHL}$	2.614 2.201	3.158 2.691	3.837 3.048	4.567 3.358	5.330 3.641
	From: GN To: Q	$t_{PLH}$ $t_{PHL}$	2.140 2.627	2.756 3.077	3.409 3.460	4.069 3.813	4.733 4.148
	From: GN To: QN	$t_{PLH}$ $t_{PHL}$	3.225 2.533	3.850 3.015	4.461 3.385	5.058 3.714	5.646 4.017
	From: SN To: Q	$t_{PLH}$ $t_{PHL}$	1.367 1.305	2.067 1.832	2.735 2.190	3.408 2.505	4.089 2.792
	From: SN To: QN	$t_{PLH}$ $t_{PHL}$	1.820 1.723	2.388 2.157	3.088 2.520	3.810 2.855	4.531 3.183

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


## AMI500MXSC 0.5 micron CMOS Standard Cell

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	To	Parameter	Cell			
			DL651	DL652	DL654	DL656
Min GN Width	Low	$t_w$	1.969	2.037	1.943	1.944
Min SN Width	Low	$t_w$	1.923	2.071	1.894	1.890
Min D Setup		$t_{su}$	1.422	1.490	1.393	1.393
Min D Hold		$t_h$	0.401	0.401	0.401	0.401
Min SN Setup		$t_{su}$	0.619	0.690	0.584	0.584
Min SN Hold		$t_h$	1.489	1.485	1.497	1.497

### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

DL66x is a family of transparent, buffered D latches with active low gate transparency. RESET and SET are active low.

Logic Symbol		Truth Table																																																													
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>SN</th><th>RN</th><th>D</th><th>GN</th><th>Q</th><th>QN</th><th></th><th></th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>X</td><td>X</td><td>IL</td><td>IL</td><td></td><td></td></tr> <tr> <td>L</td><td>H</td><td>X</td><td>X</td><td>H</td><td>L</td><td></td><td></td></tr> <tr> <td>H</td><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td><td></td><td></td></tr> <tr> <td>H</td><td>H</td><td>X</td><td>H</td><td>NC</td><td>NC</td><td></td><td></td></tr> <tr> <td>H</td><td>H</td><td>L</td><td>L</td><td>L</td><td>H</td><td></td><td></td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>L</td><td>H</td><td>L</td><td></td><td></td></tr> </tbody> </table>						SN	RN	D	GN	Q	QN			L	L	X	X	IL	IL			L	H	X	X	H	L			H	L	X	X	L	H			H	H	X	H	NC	NC			H	H	L	L	L	H			H	H	H	L	H	L		
SN	RN	D	GN	Q	QN																																																										
L	L	X	X	IL	IL																																																										
L	H	X	X	H	L																																																										
H	L	X	X	L	H																																																										
H	H	X	H	NC	NC																																																										
H	H	L	L	L	H																																																										
H	H	H	L	H	L																																																										
IL = Illegal						NC = No Change																																																									

**Core Logic**
**HDL Syntax**

Verilog ..... DL66x *inst\_name* (Q, QN, D, GN, RN, SN);

VHDL ..... *inst\_name*: DL66x port map (Q, QN, D, GN, RN, SN);

**Pin Loading**

Pin Name	Equivalent Loads			
	DL661	DL662	DL664	DL666
D	1.2	1.2	1.0	1.0
GN	1.1	1.1	1.0	1.0
SN	1.0	1.0	2.0	2.0
RN	1.1	1.1	1.0	1.0

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
DL661	4.8	1.807	10.3
DL662	4.8	2.131	12.7
DL664	7.2	3.640	25.1
DL666	8.0	4.321	30.5

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Core Logic

	Number of Equivalent Loads		1	5	10	16	21 (max)
DL661	From: D	$t_{PLH}$	2.418	3.107	3.939	4.917	5.722
	To: Q	$t_{PHL}$	2.695	3.217	3.776	4.390	4.875
	From: D	$t_{PLH}$	2.362	3.039	3.893	4.923	5.786
	To: QN	$t_{PHL}$	2.076	2.699	3.310	3.951	4.441
	From: GN	$t_{PLH}$	2.745	3.320	4.134	5.182	6.096
	To: Q	$t_{PHL}$	3.274	3.793	4.352	4.970	5.457
	From: GN	$t_{PLH}$	2.965	3.699	4.556	5.547	6.352
	To: QN	$t_{PHL}$	2.381	2.945	3.563	4.252	4.799
	From: SN	$t_{PLH}$	1.674	2.305	3.094	4.082	4.936
	To: Q	$t_{PHL}$	1.463	1.902	2.461	3.139	3.708
DL662	From: SN	$t_{PLH}$	1.102	1.855	2.727	3.717	4.513
	To: QN	$t_{PHL}$	1.303	1.903	2.484	3.116	3.632
	From: R	$t_{PLH}$	2.518	3.115	3.934	4.970	5.864
	To: Q	$t_{PHL}$	2.237	2.728	3.289	3.929	4.444
	From: RN	$t_{PLH}$	1.897	2.610	3.466	4.470	5.294
	To: QN	$t_{PHL}$	2.145	2.710	3.332	4.026	4.578
	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: D	$t_{PLH}$	2.575	3.248	3.992	4.662	5.405
	To: Q	$t_{PHL}$	2.804	3.180	3.618	4.021	4.475
DL662	From: D	$t_{PLH}$	2.329	3.126	3.912	4.583	5.303
	To: QN	$t_{PHL}$	1.980	2.600	3.093	3.477	3.865
	From: GN	$t_{PLH}$	2.916	3.473	4.207	4.921	5.755
	To: Q	$t_{PHL}$	3.386	3.757	4.196	4.602	5.061
	From: GN	$t_{PLH}$	2.940	3.680	4.469	5.166	5.931
	To: QN	$t_{PHL}$	2.280	2.927	3.408	3.773	4.134
	From: SN	$t_{PLH}$	1.792	2.427	3.163	3.838	4.598
	To: Q	$t_{PHL}$	1.536	1.996	2.448	2.833	3.247
	From: SN	$t_{PLH}$	1.113	1.874	2.669	3.367	4.129
	To: QN	$t_{PHL}$	1.167	1.793	2.270	2.654	3.069
DL662	From: RN	$t_{PLH}$	2.633	3.389	4.128	4.757	5.431
	To: Q	$t_{PHL}$	2.303	2.786	3.220	3.576	3.947
DL662	From: RN	$t_{PLH}$	1.852	2.679	3.461	4.116	4.812
	To: QN	$t_{PHL}$	2.047	2.653	3.153	3.548	3.952

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Core Logic**

Number of Equivalent Loads		1	19	38	56	75 (max)	
<b>DL664</b>	From: D To: Q	$t_{PLH}$ $t_{PHL}$	1.968 1.986	2.694 2.500	3.382 2.885	4.086 3.202	4.864 3.508
	From: D To: QN	$t_{PLH}$ $t_{PHL}$	2.366 2.360	3.037 2.710	3.732 3.079	4.363 3.409	5.006 3.724
	From: GN To: Q	$t_{PLH}$ $t_{PHL}$	2.378 2.482	3.066 3.014	3.752 3.385	4.387 3.687	5.046 3.976
	From: GN To: QN	$t_{PLH}$ $t_{PHL}$	2.920 2.682	3.483 3.143	4.194 3.458	4.911 3.732	5.686 4.034
	From: SN To: Q	$t_{PLH}$ $t_{PHL}$	0.922 0.969	1.619 1.480	2.324 1.891	2.979 2.225	3.663 2.540
	From: SN To: QN	$t_{PLH}$ $t_{PHL}$	1.447 1.246	2.045 1.633	2.725 2.007	3.393 2.349	4.103 2.702
	From: RN To: Q	$t_{PLH}$ $t_{PHL}$	1.738 1.396	2.381 1.862	3.055 2.253	3.726 2.591	4.447 2.926
	From: RN To: QN	$t_{PLH}$ $t_{PHL}$	1.816 2.076	2.461 2.483	3.090 2.844	3.711 3.169	4.458 3.505
	Number of Equivalent Loads		1	28	56	84	112 (max)
<b>DL666</b>	From: D To: Q	$t_{PLH}$ $t_{PHL}$	2.049 2.072	2.761 2.607	3.461 2.974	4.143 3.293	4.817 3.586
	From: D To: QN	$t_{PLH}$ $t_{PHL}$	2.531 2.474	3.156 2.958	3.845 3.333	4.522 3.659	5.173 3.961
	From: GN To: Q	$t_{PLH}$ $t_{PHL}$	2.355 2.546	2.996 3.090	3.666 3.460	4.346 3.773	5.037 4.055
	From: GN To: QN	$t_{PLH}$ $t_{PHL}$	3.179 2.854	3.704 3.144	4.336 3.475	5.057 3.850	5.872 4.260
	From: SN To: Q	$t_{PLH}$ $t_{PHL}$	1.041 1.087	1.719 1.561	2.375 1.915	3.055 2.248	3.756 2.571
	From: SN To: QN	$t_{PLH}$ $t_{PHL}$	1.574 1.351	2.166 1.812	2.833 2.165	3.528 2.503	4.248 2.835
	From: RN To: Q	$t_{PLH}$ $t_{PHL}$	1.781 1.506	2.511 1.972	3.189 2.368	3.836 2.716	4.464 3.025
	From: RN To: QN	$t_{PLH}$ $t_{PHL}$	1.926 2.152	2.595 2.613	3.283 3.005	3.967 3.350	4.648 3.670

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


## AMI500MXSC 0.5 micron CMOS Standard Cell

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	To	Parameter	Cell			
			DL661	DL662	DL664	DL666
Min GN Width	Low	$t_w$	2.510	2.569	1.963	1.962
Min RN Width	Low	$t_w$	1.491	1.551	0.849	0.847
Min SN Width	Low	$t_w$	1.644	1.766	1.912	1.909
Min D Setup		$t_{su}$	1.891	1.949	1.418	1.415
Min D Hold		$t_h$	0.416	0.416	0.403	0.403
Min SN Setup		$t_{su}$	0.675	0.741	0.421	0.419
Min SN Hold		$t_h$	1.263	1.257	1.708	1.708
Min RN Setup		$t_{su}$	1.588	1.667	1.084	1.080
Min RN Hold		$t_h$	0.530	0.530	1.717	1.718

### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

EN2x is a family of 2-input gates which perform the logical exclusive NOR (XNOR) function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	H	L	H	L	H	L	L	H	H	H
A	B	Q														
L	L	H														
L	H	L														
H	L	L														
H	H	H														

**HDL Syntax**

Verilog ..... EN2x *inst\_name* (Q, A, B);

VHDL..... *inst\_name*: EN2x port map (Q, A, B);

**Pin Loading**

Pin Name	Equivalent Loads				
	EN21	EN22	EN23	EN24	EN26
A	2.0	3.8	3.9	3.7	3.8
B	2.0	3.8	3.7	3.7	3.8

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$E_{QL_{pd}}$ (Eq-load)
EN21	1.8	0.686	3.5
EN22	2.2	1.334	6.2
EN23	3.0	1.830	10.0
EN24	3.0	2.161	11.6
EN26	3.2	2.527	14.7

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell


### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	3	6	8	11 (max)
EN21	From: Any Input	$t_{PLH}$	1.073	1.466	2.033	2.411	2.986
	To: Q	$t_{PHL}$	0.582	0.946	1.377	1.668	2.163
EN22	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	0.728	1.008	1.373	1.823	2.204
EN23	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	0.741	1.440	2.192	2.876	3.644
EN24	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.673	1.421	2.129	2.784	3.468
EN26	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Input	$t_{PLH}$	0.756	1.485	2.164	2.821	3.489
	To: Q	$t_{PHL}$	1.430	2.037	2.422	2.761	3.083


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

EO2x is a family of 2-input gates which perform the logical exclusive OR (XOR) function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	H	H	L	H	H	H	L
A	B	Q														
L	L	L														
L	H	H														
H	L	H														
H	H	L														

**HDL Syntax**

Verilog ..... EO2x *inst\_name* (Q, A, B);

VHDL..... *inst\_name*: EO2x port map (Q, A, B);

**Pin Loading**

Pin Name	Equivalent Loads				
	EO21	EO22	EO23	EO24	EO26
A	2.1	3.7	3.8	3.8	3.8
B	2.1	3.7	3.8	3.8	3.8

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
EO21	2.0	0.817	3.7
EO22	2.0	1.438	6.7
EO23	3.0	1.707	10.2
EO24	3.5	2.053	12.7
EO26	3.8	2.371	15.1

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell


### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


Number of Equivalent Loads		1	3	6	8	11 (max)
E021	From: Any Input	$t_{PLH}$	1.254	1.884	2.853	3.510
	To: Q	$t_{PHL}$	0.596	1.021	1.589	1.951
E022	Number of Equivalent Loads		1	5	10	16
	From: Any Input	$t_{PLH}$	0.901	1.447	2.144	2.986
E023	To: Q	$t_{PHL}$	0.069	0.727	1.186	1.642
	Number of Equivalent Loads		1	10	20	29
E024	From: Any Input	$t_{PLH}$	0.653	1.384	2.163	2.852
	To: Q	$t_{PHL}$	1.053	1.524	1.963	2.328
E026	Number of Equivalent Loads		1	28	56	84
	From: Any Input	$t_{PLH}$	0.809	1.536	2.172	2.813
	To: Q	$t_{PHL}$	1.067	1.631	1.990	2.333

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Logic Schematic




LOGICAL



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

EO3x is a family of 3-input gates which perform the logical exclusive OR (XOR) function.

Logic Symbol	Truth Table																																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>Q</th></tr> </thead> <tbody> <tr><td>L</td><td>L</td><td>L</td><td>L</td></tr> <tr><td>L</td><td>L</td><td>H</td><td>H</td></tr> <tr><td>L</td><td>H</td><td>L</td><td>H</td></tr> <tr><td>L</td><td>H</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>H</td></tr> </tbody> </table>	A	B	C	Q	L	L	L	L	L	L	H	H	L	H	L	H	L	H	H	L	H	L	L	H	H	L	H	L	H	H	L	L	H	H	H	H
A	B	C	Q																																		
L	L	L	L																																		
L	L	H	H																																		
L	H	L	H																																		
L	H	H	L																																		
H	L	L	H																																		
H	L	H	L																																		
H	H	L	L																																		
H	H	H	H																																		

**HDL Syntax**

Verilog ..... EO3x *inst\_name* (Q, A, B, C);

VHDL..... *inst\_name*: EO3x port map (Q, A, B, C);

**Pin Loading**

Pin Name	Equivalent Loads				
	EO31	EO32	EO33	EO34	EO36
A	2.0	2.1	2.1	2.1	2.1
B	2.0	2.1	2.1	2.1	2.1
C	2.0	3.0	3.0	3.0	3.0

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
EO31	3.5	1.495	9.0
EO32	4.0	1.882	12.9
EO33	4.5	1.824	15.6
EO34	4.8	2.164	18.0
EO36	5.0	2.510	20.5

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell


### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

		Number of Equivalent Loads		1	3	6	8	11 (max)
E031	From: Any Input	$t_{PLH}$	2.531	3.180	4.076	4.647	5.477	4.328
	To: Q	$t_{PHL}$	2.002	2.538	3.249	3.692	4.328	
E032	Number of Equivalent Loads		1	5	10	16	21 (max)	
	From: Any Input	$t_{PLH}$	2.831	3.377	4.088	4.960	5.698	
E033	To: Q	$t_{PHL}$	2.053	2.535	3.025	3.532	3.916	
	Number of Equivalent Loads		1	10	20	29	39 (max)	
E034	From: Any Input	$t_{PLH}$	2.242	2.992	3.756	4.418	5.135	4.651
	To: Q	$t_{PHL}$	3.003	3.488	3.923	4.279	4.651	
E036	Number of Equivalent Loads		1	19	38	56	75 (max)	
	From: Any Input	$t_{PLH}$	2.338	3.095	3.817	4.469	5.157	4.436
	To: Q	$t_{PHL}$	3.123	3.509	3.836	4.132	4.436	
E036	Number of Equivalent Loads		1	28	56	84	112 (max)	
	From: Any Input	$t_{PLH}$	2.406	3.207	3.832	4.437	5.046	4.526
	To: Q	$t_{PHL}$	3.063	3.679	4.016	4.284	4.526	

Delay will vary with input conditions. See page 2-15 for interconnect estimates.



### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

IIDx is a family of non-inverting clock drivers with a single output.

Logic Symbol	Truth Table						
 	<table border="1"> <tr> <td>A</td> <td>Q</td> </tr> <tr> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> </tr> </table>	A	Q	L	L	H	H
A	Q						
L	L						
H	H						

Core Logic

### HDL Syntax

Verilog ..... *IIDx inst\_name (Q, A);*

VHDL ..... *inst\_name: IIDx port map (Q, A);*

### Pin Loading

Pin Name	Equivalent Loads				
	IID1	IID2	IID3	IID4	IID6
A	1.0	1.0	1.8	1.8	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
IID1	1.0	0.411	2.2
IID2	1.0	0.585	3.4
IID3	1.2	0.933	4.8
IID4	1.8	1.123	5.9
IID6	1.8	1.475	8.6

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
IID1	From: A	$t_{PLH}$	0.710	1.385	2.211	3.198	4.019
	To: Q	$t_{PHL}$	0.643	1.106	1.666	2.320	2.854
IID2	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: A	$t_{PLH}$	0.659	1.382	2.143	2.824	3.593
IID3	To: Q	$t_{PHL}$	0.633	1.108	1.514	1.869	2.276
	Number of Equivalent Loads		1	14	28	43	57 (max)
IID4	From: A	$t_{PLH}$	0.449	1.119	1.803	2.535	3.229
	To: Q	$t_{PHL}$	0.435	0.876	1.227	1.590	1.953
IID6	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: A	$t_{PLH}$	0.518	1.170	1.853	2.508	3.193
	To: Q	$t_{PHL}$	0.501	0.925	1.246	1.579	1.954
	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: A	$t_{PLH}$	0.526	1.217	1.884	2.560	3.255
	To: Q	$t_{PHL}$	0.533	1.018	1.365	1.678	1.974

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

INVx is a family of inverters which perform the logical NOT function.

Logic Symbol	Truth Table						
 	<table border="1"> <thead> <tr> <th>A</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>H</td></tr> <tr> <td>H</td><td>L</td></tr> </tbody> </table>	A	Q	L	H	H	L
A	Q						
L	H						
H	L						

**Core Logic**
**HDL Syntax**

Verilog ..... INVx *inst\_name* (Q, A);

VHDL..... *inst\_name*: INVx port map (Q, A);

**Pin Loading**

Pin Name	Equivalent Loads					
	INV1	INV2	INV3	INV4	INV5	INV6
A	1.0	1.8	2.9	3.9	4.7	5.4

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
INV1	0.8	0.223	0.6
INV2	1.0	0.408	1.0
INV3	1.0	0.585	1.3
INV4	1.2	0.760	1.6
INV5	1.2	0.932	2.0
INV6	1.5	1.113	2.2

a. See page 2-13 power equation

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Core Logic


	Number of Equivalent Loads		1	5	10	16	21 (max)
INV1	From: A	$t_{PLH}$	0.389	1.156	1.864	2.651	3.341
	To: Q	$t_{PHL}$	0.355	0.942	1.493	2.059	2.501
INV2	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: A	$t_{PLH}$	0.322	1.095	1.776	2.398	3.152
INV3	To: Q	$t_{PHL}$	0.251	0.784	1.206	1.544	1.903
	Number of Equivalent Loads		1	14	28	43	57 (max)
INV4	From: A	$t_{PLH}$	0.156	0.857	1.446	2.031	2.561
	To: Q	$t_{PHL}$	0.212	0.673	0.991	1.300	1.581
INV5	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: A	$t_{PLH}$	0.133	0.839	1.567	2.208	2.859
INV6	To: Q	$t_{PHL}$	0.183	0.596	0.992	1.381	1.682
	Number of Equivalent Loads		1	24	47	70	94 (max)
INV5	From: A	$t_{PLH}$	0.202	0.862	1.533	2.199	2.832
	To: Q	$t_{PHL}$	0.185	0.677	1.044	1.336	1.591
INV6	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: A	$t_{PLH}$	0.278	0.899	1.600	2.316	2.912
	To: Q	$t_{PHL}$	0.119	0.696	1.153	1.535	1.868

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ITAx is a family of non-inverting internal tristate buffers with active low enable.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	EN	A	Q	H	X	Z	L	L	L	L	H	H
EN	A	Q											
H	X	Z											
L	L	L											
L	H	H											

### HDL Syntax

Verilog ..... ITAx *inst\_name* (Q, A, EN);

VHDL ..... *inst\_name*: ITAx port map (Q, A, EN);

### Pin Loading

Pin Name	Equivalent Loads			
	ITA1	ITA2	ITA4	ITA6
A	1.0	1.0	1.0	1.0
EN	1.5	1.9	2.8	3.8
Q	0.6	1.0	1.3	2.3

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ITA1	2.0	0.631	3.7
ITA2	2.0	0.807	5.7
ITA4	2.0	1.144	9.5
ITA6	2.8	1.528	14.5

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Core Logic**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	18	35	52	70 (max)
ITA1	From: A	$t_{PLH}$	1.124	6.545	11.935	17.349	23.110
	To: Q	$t_{PHL}$	0.867	4.438	7.984	11.537	15.307
ITA2	From: EN	$t_{ZH}$	0.605	6.153	11.338	16.667	22.605
	To: Q	$t_{ZL}$	0.665	4.308	7.866	11.413	15.178
	Number of Equivalent Loads		1	33	66	99	132 (max)
ITA2	From: A	$t_{PLH}$	0.959	5.694	10.574	15.454	20.333
	To: Q	$t_{PHL}$	0.692	3.233	5.815	8.381	10.938
ITA4	From: EN	$t_{ZH}$	0.629	5.285	9.908	14.764	19.548
	To: Q	$t_{ZL}$	0.535	3.083	5.633	8.189	10.785
	Number of Equivalent Loads		1	64	128	191	255 (max)
ITA4	From: A	$t_{PLH}$	0.983	5.669	10.402	15.049	19.763
	To: Q	$t_{PHL}$	0.929	3.467	5.949	8.394	10.898
ITA6	From: EN	$t_{ZH}$	0.222	4.916	9.574	14.191	18.929
	To: Q	$t_{ZL}$	0.599	3.110	5.592	8.039	10.541
	Number of Equivalent Loads		1	94	189	284	378 (max)
ITA6	From: A	$t_{PLH}$	1.116	5.746	10.419	15.070	19.659
	To: Q	$t_{PHL}$	1.137	3.710	6.210	8.687	11.138
ITA6	From: EN	$t_{ZH}$	0.296	4.832	9.288	13.865	18.527
	To: Q	$t_{ZL}$	0.684	3.273	5.728	8.174	10.619

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Tristate Timing**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	Delay (ns) To	Parameter	Cell			
			ITA1	ITA2	ITA4	ITA6
EN	Q	$t_{HZ}$ $t_{LZ}$	0.218 0.419	0.215 0.479	0.211 0.619	0.205 0.755

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ITBx is a family of inverting internal tristate buffers with active low enable.

Core Logic

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>EN</th> <th>A</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>X</td> <td>Z</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	EN	A	QN	H	X	Z	L	L	H	L	H	L
EN	A	QN											
H	X	Z											
L	L	H											
L	H	L											

### HDL Syntax

Verilog ..... ITBx *inst\_name* (QN, A, EN);

VHDL ..... *inst\_name*: ITBx port map (QN, A, EN);

### Pin Loading

Pin Name	Equivalent Loads			
	ITB1	ITB2	ITB4	ITB6
A	1.0	1.9	3.7	5.6
EN	1.5	1.9	2.8	3.7
QN	0.6	0.9	1.3	2.3

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ITB1	1.2	0.424	2.1
ITB2	1.2	0.591	3.2
ITB4	1.8	0.956	5.3
ITB6	2.2	1.333	8.2

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Core Logic**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	18	35	52	70 (max)
ITB1	From: A	$t_{PLH}$	0.876	6.276	11.608	17.038	22.719
	To: QN	$t_{PHL}$	0.632	4.222	7.747	11.300	15.097
ITB2	From: EN	$t_{ZH}$	0.444	6.008	11.411	16.789	22.486
	To: QN	$t_{ZL}$	0.675	4.266	7.813	11.372	15.166
	Number of Equivalent Loads		1	33	66	99	132 (max)
ITB2	From: A	$t_{PLH}$	0.587	5.262	10.055	14.901	19.803
	To: QN	$t_{PHL}$	0.427	3.005	5.495	8.025	10.616
ITB4	From: EN	$t_{ZH}$	0.419	5.082	9.895	14.702	19.490
	To: QN	$t_{ZL}$	0.524	3.039	5.623	8.209	10.797
	Number of Equivalent Loads		1	64	128	191	255 (max)
ITB4	From: A	$t_{PLH}$	0.345	5.137	9.915	14.578	19.288
	To: QN	$t_{PHL}$	0.392	2.921	5.241	7.646	10.257
ITB6	From: EN	$t_{ZH}$	0.368	4.978	9.558	14.231	19.156
	To: QN	$t_{ZL}$	0.602	3.097	5.604	8.075	10.589
	Number of Equivalent Loads		1	94	189	284	378 (max)
ITB6	From: A	$t_{PLH}$	0.278	4.946	9.639	14.296	18.881
	To: QN	$t_{PHL}$	0.326	2.975	5.294	7.679	10.167
ITB6	From: EN	$t_{ZH}$	0.292	4.826	9.438	14.088	18.724
	To: QN	$t_{ZL}$	0.658	3.252	5.699	8.154	10.628

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Tristate Timing**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	Delay (ns) To	Parameter	Cell			
			ITB1	ITB2	ITB4	ITB6
EN	QN	$t_{HZ}$ $t_{LZ}$	0.217 0.413	0.215 0.490	0.210 0.616	0.205 0.744

## AMI500MXSC 0.5 micron CMOS Standard Cell

Core Logic

### Description

ITD1x is a family of inverting internal tristate buffers with active high enable.

Logic Symbol	Truth Table												
	<table border="1"> <thead> <tr> <th>E</th> <th>A</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>X</td> <td>Z</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table> <p>Z = High Impedance</p>	E	A	QN	L	X	Z	H	L	H	H	H	L
E	A	QN											
L	X	Z											
H	L	H											
H	H	L											

### HDL Syntax

Verilog ..... ITDx *inst\_name* (QN, A, E);

VHDL ..... *inst\_name*: ITDx port map (QN, A, E);

### Pin Loading

Pin Name	Equivalent Loads			
	ITD1	ITD2	ITD4	ITD6
A	1.0	1.8	3.7	5.6
E	1.5	1.9	2.8	3.8
QN	0.6	0.9	1.3	2.3

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
ITD1	1.2	0.423	2.1
ITD2	1.5	0.600	3.1
ITD4	1.8	0.955	5.2
ITD6	2.2	1.329	7.8

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Core Logic**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	18	35	52	70 (max)
ITD1	From: A	$t_{PLH}$	0.753	6.258	11.590	16.932	22.683
	To: QN	$t_{PHL}$	0.637	4.187	7.670	11.198	14.957
ITD2	From: E	$t_{ZH}$	0.800	6.193	11.592	17.001	22.737
	To: QN	$t_{ZL}$	0.519	4.303	7.732	11.183	14.937
	Number of Equivalent Loads		1	33	66	99	132 (max)
ITD2	From: A	$t_{PLH}$	0.577	5.244	10.078	14.936	19.817
	To: QN	$t_{PHL}$	0.422	2.850	5.348	8.043	10.860
ITD4	From: E	$t_{ZH}$	0.584	5.316	10.157	15.017	19.907
	To: QN	$t_{ZL}$	0.506	3.125	5.497	7.934	10.504
	Number of Equivalent Loads		1	64	128	191	255 (max)
ITD4	From: A	$t_{PLH}$	0.381	5.161	9.844	14.454	19.177
	To: QN	$t_{PHL}$	0.321	2.876	5.183	7.557	10.136
ITD6	From: E	$t_{ZH}$	0.589	5.258	9.995	14.659	19.410
	To: QN	$t_{ZL}$	0.341	3.006	5.330	7.717	10.292
	Number of Equivalent Loads		1	94	189	284	378 (max)
ITD6	From: A	$t_{PLH}$	0.334	5.056	9.704	14.339	18.942
	To: QN	$t_{PHL}$	0.446	2.775	5.160	7.680	10.284
ITD6	From: E	$t_{ZH}$	0.615	5.165	9.824	14.488	19.106
	To: QN	$t_{ZL}$	0.277	3.085	5.412	7.748	10.115

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Tristate Timing**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			ITD1	ITD2	ITD4	ITD6
E	QN	$t_{HZ}$ $t_{LZ}$	0.441 0.055	0.498 0.055	0.674 0.055	0.825 0.054

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ITEx is a family of two-phase enable inverting internal tristate buffers.

Logic Symbol	Truth Table																								
	<table border="1"> <thead> <tr> <th>EN</th> <th>E</th> <th>A</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>X</td> <td>Z</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>L</td> </tr> <tr> <td>L</td> <td>L</td> <td>X</td> <td>IL</td> </tr> <tr> <td>H</td> <td>H</td> <td>X</td> <td>IL</td> </tr> </tbody> </table> <p style="text-align: center;">IL = Illegal</p>	EN	E	A	QN	H	L	X	Z	L	H	L	H	L	H	H	L	L	L	X	IL	H	H	X	IL
EN	E	A	QN																						
H	L	X	Z																						
L	H	L	H																						
L	H	H	L																						
L	L	X	IL																						
H	H	X	IL																						

### HDL Syntax

Verilog ..... ITEx *inst\_name* (QN, A, E, EN);

VHDL..... *inst\_name*: ITEx port map (QN, A, E, EN);

### Pin Loading

Pin Name	Equivalent Loads			
	ITE1	ITE2	ITE4	ITE6
A	1.0	1.8	3.7	5.6
E	0.5	1.0	1.9	2.8
EN	0.5	0.9	1.8	2.7
QN	0.6	1.0	2.0	2.3

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$E_{QL_{pd}}$ (Eq-load)
ITE1	1.0	0.235	1.0
ITE2	1.0	0.410	1.8
ITE4	1.5	0.784	3.5
ITE6	2.0	1.142	4.5

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	18	35	52	70 (max)
ITE1	From: A To: QN	$t_{PLH}$ $t_{PHL}$	0.871 0.658	6.229 4.273	11.606 7.725	17.030 11.249	22.755 15.094
	From: EN To: QN	$t_{ZH}$	0.807	6.156	11.513	16.920	22.699
	From: E To: QN	$t_{ZL}$	0.517	4.368	7.819	11.305	15.141
	Number of Equivalent Loads		1	33	66	99	132 (max)
ITE2	From: A To: QN	$t_{PLH}$ $t_{PHL}$	0.445 0.347	5.224 3.033	10.113 5.530	14.982 8.041	19.842 10.634
	From: EN To: QN	$t_{ZH}$	0.255	5.286	10.046	14.820	19.701
	From: E To: QN	$t_{ZL}$	0.631	3.061	5.400	7.910	10.376
	Number of Equivalent Loads		1	64	128	191	255 (max)
ITE4	From: A To: QN	$t_{PLH}$ $t_{PHL}$	0.418 0.354	5.138 2.852	9.843 5.239	14.449 7.653	19.123 10.181
	From: EN To: QN	$t_{ZH}$	0.466	5.116	9.733	14.308	18.993
	From: E To: QN	$t_{ZL}$	0.315	3.121	5.391	7.732	10.320
	Number of Equivalent Loads		1	94	189	284	378 (max)
ITE6	From: A To: QN	$t_{PLH}$ $t_{PHL}$	0.343 0.208	5.013 2.855	9.663 5.251	14.294 7.650	18.874 10.074
	From: EN To: QN	$t_{ZH}$	0.380	5.211	9.612	14.108	18.775
	From: E To: QN	$t_{ZL}$	0.229	3.042	5.325	7.603	9.925

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Tristate Timing**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Cell			
			ITE1	ITE2	ITE4	ITE6
EN	QN	$t_{HZ}$	0.215	0.215	0.209	0.205
E	QN	$t_{LZ}$	0.056	0.054	0.054	0.054

# JK01x



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

JK01x is a family of static, master-slave JK flip-flops. RESET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table																														
	<table border="1"><thead><tr><th>RN</th><th>J</th><th>K</th><th>C</th><th>Q(n+1)</th></tr></thead><tbody><tr><td>L</td><td>X</td><td>X</td><td>X</td><td>L</td></tr><tr><td>H</td><td>L</td><td>L</td><td>↑</td><td>NC</td></tr><tr><td>H</td><td>L</td><td>H</td><td>↑</td><td>L</td></tr><tr><td>H</td><td>H</td><td>L</td><td>↑</td><td>H</td></tr><tr><td>H</td><td>H</td><td>H</td><td>↑</td><td><math>\overline{Q(n)}</math></td></tr></tbody></table> <p>NC = No Change</p>	RN	J	K	C	Q(n+1)	L	X	X	X	L	H	L	L	↑	NC	H	L	H	↑	L	H	H	L	↑	H	H	H	H	↑	$\overline{Q(n)}$
RN	J	K	C	Q(n+1)																											
L	X	X	X	L																											
H	L	L	↑	NC																											
H	L	H	↑	L																											
H	H	L	↑	H																											
H	H	H	↑	$\overline{Q(n)}$																											

### HDL Syntax

Verilog ..... JK01x *inst\_name* (Q, C, J, K, RN);

VHDL ..... *inst\_name*: JK01x port map (Q, C, J, K, RN);

### Pin Loading

Pin Name	Equivalent Loads	
	JK011	JK012
J	1.1	1.1
K	1.1	1.1
C	1.0	1.0
RN	1.1	1.1

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
JK011	6.8	2.499	20.2
JK012	7.0	2.749	21.8

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	3	6	8	11 (max)
JK011	From: C	$t_{PLH}$	2.842	3.504	4.426	5.017	5.880
	To: Q	$t_{PHL}$	2.551	2.893	3.368	3.670	4.112
JK012	From: RN	$t_{PHL}$	1.060	1.358	1.738	1.971	2.310
	To: Q						
	Number of Equivalent Loads		1	5	10	16	21 (max)
JK012	From: C	$t_{PLH}$	2.476	3.053	3.771	4.629	5.343
	To: Q	$t_{PHL}$	2.234	2.592	2.958	3.350	3.655
JK012	From: RN	$t_{PHL}$	0.947	1.199	1.468	1.754	1.976
	To: Q						

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**Timing Constraints**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Cell	
			JK011	JK012
Min C Width	High	$t_w$	2.830	2.481
Min C Width	Low	$t_w$	2.416	2.390
Min RN Width	Low	$t_w$	2.546	2.673
Min J Setup		$t_{su}$	2.341	2.349
Min J Hold		$t_h$	0.569	0.553
Min K Setup		$t_{su}$	2.133	2.104
Min K Hold		$t_h$	0.569	0.553
Min RN Setup		$t_{su}$	1.135	1.217
Min RN Hold		$t_h$	1.592	1.561


# JK01x



---

AMI500MXSC 0.5 micron CMOS Standard Cell

## Logic Schematic



Core  
Logic

## Description

JK02x is a family of static, master-slave JK flip-flops. SET is asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol		Truth Table				
		SN	J	K	C	Q(n+1)
		L	X	X	X	H
		H	L	L	↑	NC
		H	L	H	↑	L
		H	H	L	↑	H
		H	H	H	↑	<u>Q(n)</u>

NC = No Change

## HDL Syntax

Verilog ..... JK02x *inst\_name* (Q, C, J, K, SN);

VHDL ..... *inst\_name*: JK02x port map (Q, C, J, K, SN);

## Pin Loading

Pin Name	Equivalent Loads	
	JK021	JK022
J	1.0	1.0
K	1.0	1.0
C	1.0	1.0
SN	2.2	3.1

## Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
JK021	6.2	2.382	16.5
JK022	6.2	2.581	17.3

a. See page 2-13 for power equation.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	3	6	8	11 (max)
JK021	From: C	$t_{PLH}$	2.496	2.950	3.552	3.927	4.466
	To: Q	$t_{PHL}$	2.468	2.928	3.499	3.842	4.323
JK022	From: SN	$t_{PLH}$	0.758	1.170	1.689	2.075	2.627
	To: Q						
	Number of Equivalent Loads		1	5	10	16	21 (max)
JK022	From: C	$t_{PLH}$	2.298	2.702	3.181	3.738	4.193
	To: Q	$t_{PHL}$	2.142	2.570	3.003	3.463	3.818
JK022	From: SN	$t_{PLH}$	0.476	0.864	1.236	1.690	2.094
	To: Q						


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Cell	
			JK021	JK022
Min C Width	High	$t_w$	2.494	2.318
Min C Width	Low	$t_w$	2.249	2.299
Min SN Width	Low	$t_w$	1.758	2.411
Min J Setup		$t_{su}$	2.249	2.299
Min J Hold		$t_h$	0.515	0.521
Min K Setup		$t_{su}$	1.871	1.904
Min K Hold		$t_h$	0.515	0.521
Min SN Setup		$t_{su}$	0.526	0.543
Min SN Hold		$t_h$	1.860	1.909

**Logic Schematic**



Core Logic

# JK031



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

JK031 is a static, master-slave JK flip-flop. SET and RESET are asynchronous and active low. Output is unbuffered and changes state on the rising edge of the clock.

Logic Symbol	Truth Table						Pin Loading	
	RN	SN	J	K	C	Q(n+1)		Equivalent Load
JK031	L	L	X	X	X	IL		
	L	H	X	X	X	L		
	H	L	X	X	X	H		
	H	H	L	L	↑	NC		
	H	H	L	H	↑	L		
	H	H	H	L	↑	H		
	H	H	H	H	↑	<u>Q(n)</u>		
	IL = Illegal      NC = No Change							
	J						1.0	
	K						1.0	
	C						1.0	
	SN						2.3	
	RN						2.3	

### Equivalent Gates ..... 8.5

### HDL Syntax

Verilog ..... JK031 *inst\_name* (Q, C, J, K, RN, SN);  
VHDL..... *inst\_name*: JK031 port map (Q, C, J, K, RN, SN);

### Size And Power Characteristics

Parameter	Value	Units
Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ )	2.734	nA
$EQL_{pd}$	21.1	Eq-load

See page 2-13 for power equation.

### Propagation Delays

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	Delay (ns) To	Parameter	Number of Equivalent Loads				
			1	3	6	8	11 (max)
C	Q	$t_{PLH}$	2.651	3.064	3.669	4.067	4.659
		$t_{PHL}$	2.598	3.016	3.596	3.968	4.510
RN	Q	$t_{PHL}$	3.034	3.400	3.980	4.378	4.987
		$t_{PLH}$	0.797	1.190	1.694	2.014	2.496


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

### Timing Constraints

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Value
Min C Width	High	$t_w$	2.651
Min C Width	Low	$t_w$	2.534
Min RN Width	Low	$t_w$	3.044
Min SN Width	Low	$t_w$	2.117
Min J Setup		$t_{su}$	2.475
Min J Hold		$t_h$	0.542
Min K Setup		$t_{su}$	2.031
Min K Hold		$t_h$	0.542
Min RN Setup		$t_{su}$	1.066
Min RN Hold		$t_h$	1.510
Min SN Setup		$t_{su}$	0.709
Min SN Hold		$t_h$	1.979

### Logic Schematic



# JK12x



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

JK12x is a family of static, master-slave JK flip-flops. SET and RESET are asynchronous and active low. Outputs are buffered and change state on the rising edge of the clock.

Logic Symbol	Truth Table							
	RN	SN	J	K	C	Q(n+1)	QN(n+1)	
	L	L	X	X	X	IL	IL	
	L	H	X	X	X	L	H	
	H	L	X	X	X	H	L	
	H	H	L	L	↑	NC	NC	
	H	H	L	H	↑	L	H	
	H	H	H	L	↑	H	L	
	H	H	H	H	↑	QN(n)	Q(n)	
IL = Illegal					NC = No Change			

### HDL Syntax

Verilog ..... JK12x *inst\_name* (Q, QN, C, J, K, RN, SN);

VHDL..... *inst\_name*: JK12x port map (Q, QN, C, J, K, RN, SN);

### Pin Loading

Pin Name	Equivalent Loads			
	JK121	JK122	JK124	JK126
J	1.0	1.0	1.0	1.0
K	1.0	1.0	1.0	1.0
C	1.0	1.0	1.0	1.0
SN	2.4	2.2	2.3	2.3
RN	2.2	1.1	1.1	1.1

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
JK121	9.2	3.096	24.5
JK122	9.2	3.670	30.5
JK124	9.8	4.307	34.3
JK126	10.2	5.066	40.8

a. See page 2-13 for power equation.

**Propagation Delays (ns)**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.559 2.568	3.306 3.310	4.184 4.033	5.202 4.789	6.032 5.366
JK121	From: C To: QN	$t_{PLH}$ $t_{PHL}$	3.306 3.251	3.925 3.760	4.759 4.358	5.803 5.052	6.697 5.618
	From: RN To: Q	$t_{PHL}$	3.051	3.771	4.505	5.290	5.897
	From: RN To: QN	$t_{PLH}$	3.751	4.372	5.208	6.254	7.150
	From: SN To: Q	$t_{PLH}$	2.599	3.403	4.288	5.278	6.065
	From: SN To: QN	$t_{PHL}$	1.158	1.722	2.314	2.976	3.507
	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: C To: Q	$t_{PLH}$ $t_{PHL}$	3.786 3.180	4.593 3.757	5.357 4.235	5.996 4.614	6.674 5.001
JK122	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.148 2.349	2.838 2.828	3.597 3.261	4.277 3.616	5.030 3.988
	From: RN To: Q	$t_{PHL}$	2.279	2.880	3.350	3.713	4.129
	From: RN To: QN	$t_{PLH}$	4.486	5.277	6.034	6.672	7.351
	From: SN To: Q	$t_{PLH}$	1.597	2.326	3.093	3.768	4.509
	From: SN To: QN	$t_{PHL}$	3.049	3.564	3.999	4.347	4.706

# JK12x



## AMI500MXSC 0.5 micron CMOS Standard Cell

Core Logic


Number of Equivalent Loads		1	19	38	56	75 (max)	
JK124	From: C To: Q	$t_{PLH}$ $t_{PHL}$	3.765 3.080	4.509 3.725	5.259 4.194	5.976 4.557	6.747 4.889
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.144 2.504	2.869 3.030	3.577 3.411	4.245 3.750	4.957 4.099
	From: RN To: Q	$t_{PHL}$	2.240	2.927	3.366	3.740	4.117
	From: RN To: QN	$t_{PLH}$	4.747	5.468	6.147	6.760	7.386
	From: SN To: Q	$t_{PLH}$	1.750	2.356	2.986	3.632	4.366
	From: SN To: QN	$t_{PHL}$	3.169	3.600	4.017	4.399	4.792
Number of Equivalent Loads		1	28	56	84	112 (max)	
JK126	From: C To: Q	$t_{PLH}$ $t_{PHL}$	4.125 3.479	4.701 4.195	5.435 4.605	6.183 4.931	6.910 5.212
	From: C To: QN	$t_{PLH}$ $t_{PHL}$	2.496 2.711	3.126 3.271	3.776 3.672	4.447 4.026	5.140 4.353
	From: RN To: Q	$t_{PHL}$	2.559	3.233	3.653	3.999	4.302
	From: RN To: QN	$t_{PLH}$	3.416	4.113	4.781	5.422	6.035
	From: SN To: Q	$t_{PLH}$	1.810	2.573	3.278	3.940	4.591
	From: SN To: QN	$t_{PHL}$	2.449	3.074	3.454	3.747	4.010

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Core Logic**
**Timing Constraints**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


From	To	Parameter	Cell			
			JK121	JK122	JK124	JK126
Min C Width	High	$t_w$	2.781	2.496	2.428	2.605
Min C Width	Low	$t_w$	2.534	2.403	2.403	2.403
Min RN Width	Low	$t_w$	3.276	2.690	2.696	2.691
Min SN Width	Low	$t_w$	2.114	2.177	2.107	1.813
Min J Setup		$t_{su}$	2.475	2.403	2.403	2.403
Min J Hold		$t_h$	0.542	0.518	0.517	0.534
Min K Setup		$t_{su}$	2.031	2.176	2.176	2.176
Min K Hold		$t_h$	0.542	0.518	0.517	0.534
Min RN Setup		$t_{su}$	1.066	1.346	1.349	1.347
Min RN Hold		$t_h$	1.509	1.494	1.494	1.504
Min SN Setup		$t_{su}$	0.710	0.650	0.651	0.650
Min SN Hold		$t_h$	1.980	1.887	1.887	1.928

**Logic Schematic**


## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

MX2x is a family of two-to-one digital multiplexers.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>S</th> <th>I0</th> <th>I1</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	S	I0	I1	Q	L	L	X	L	L	H	X	H	H	X	L	L	H	X	H	H
S	I0	I1	Q																		
L	L	X	L																		
L	H	X	H																		
H	X	L	L																		
H	X	H	H																		

Core Logic

### HDL Syntax

Verilog ..... MX2x *inst\_name* (Q, I0, I1, S);

VHDL ..... *inst\_name*: MX2x port map (Q, I0, I1, S);

### Pin Loading

Pin Name	Equivalent Loads			
	MX21	MX22	MX24	MX26
I0	1.0	1.0	2.0	2.0
I1	1.0	1.0	2.0	2.0
S	1.6	1.6	4.0	4.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
MX21	2.0	0.714	4.6
MX22	2.0	0.888	5.8
MX24	3.2	1.880	11.2
MX26	3.5	2.242	14.0

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
MX21	From: Any Ix Input	$t_{PLH}$	1.072	1.730	2.547	3.541	4.378
	To: Q	$t_{PHL}$	1.252	1.842	2.448	3.098	3.600
MX22	From: S	$t_{PLH}$	1.532	2.214	3.097	4.119	4.907
	To: Q	$t_{PHL}$	1.854	2.372	2.971	3.659	4.215
MX24	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Ix Input	$t_{PLH}$	0.980	1.762	2.541	3.223	3.984
MX26	To: Q	$t_{PHL}$	1.245	1.819	2.308	2.700	3.103
	From: S	$t_{PLH}$	1.486	2.230	3.006	3.684	4.424
	To: Q	$t_{PHL}$	1.917	2.472	2.968	3.375	3.799
MX24	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Ix Input	$t_{PLH}$	0.904	1.627	2.305	2.964	3.672
MX26	To: Q	$t_{PHL}$	1.055	1.697	2.105	2.440	2.771
	From: S	$t_{PLH}$	1.032	1.750	2.470	3.141	3.844
	To: Q	$t_{PHL}$	1.342	1.935	2.380	2.739	3.078
MX26	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Ix Input	$t_{PLH}$	0.983	1.703	2.389	3.062	3.783
MX26	To: Q	$t_{PHL}$	1.176	1.856	2.273	2.615	2.916
	From: S	$t_{PLH}$	1.091	1.956	2.681	3.357	4.014
	To: Q	$t_{PHL}$	1.446	2.088	2.525	2.882	3.185

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

MX4x is a family of four-to-one digital multiplexers.

Logic Symbol		Truth Table						
		I0	I1	I2	I3	S1	S0	Q
		L	X	X	X	L	L	L
		H	X	X	X	L	L	H
		X	L	X	X	L	H	L
		X	H	X	X	L	H	H
		X	X	L	X	H	L	L
		X	X	H	X	H	L	H
		X	X	X	L	H	H	L
		X	X	X	H	H	H	H

### HDL Syntax

Verilog ..... MX4x *inst\_name* (Q, I0, I1, I2, I3, S0, S1);

VHDL..... *inst\_name*: MX4x port map (Q, I0, I1, I2, I3, S0, S1);

### Pin Loading

Pin Name	Equivalent Loads			
	MX41	MX42	MX44	MX46
I0	1.1	1.1	1.1	1.1
I1	1.1	1.1	1.1	1.1
I2	1.1	1.1	1.1	1.1
I3	1.0	1.0	1.0	1.0
S0	3.5	3.6	3.6	3.7
S1	3.5	2.5	2.4	2.4

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
MX41	4.5	1.459	12.6
MX42	5.8	2.466	18.0
MX44	6.5	3.084	23.4
MX46	6.8	3.420	26.4

a. See page 2-13 for power equation.

**Propagation Delays (ns)**


Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Ix Input To: Q	$t_{PLH}$ $t_{PHL}$	1.723 2.936	2.526 3.696	3.415 4.431	4.410 5.195	5.203 5.776
MX41	From: Any Sx Input To: Q	$t_{PLH}$ $t_{PHL}$	2.155 3.535	2.932 4.307	3.812 5.014	4.809 5.725	5.611 6.256
	Number of Equivalent Loads		1	10	20	29	39 (max)
MX42	From: Any Ix Input To: Q	$t_{PLH}$ $t_{PHL}$	1.856 2.097	2.548 2.590	3.318 3.036	4.010 3.403	4.780 3.788
	From: Any Sx Input To: Q	$t_{PLH}$ $t_{PHL}$	2.277 2.674	3.054 3.128	3.823 3.583	4.480 3.974	5.186 4.396
MX44	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Ix Input To: Q	$t_{PLH}$ $t_{PHL}$	1.929 2.036	2.625 2.642	3.266 3.021	3.910 3.324	4.550 3.634
MX46	From: Any Sx Input To: Q	$t_{PLH}$ $t_{PHL}$	2.271 2.788	2.980 3.218	3.614 3.585	4.256 3.904	5.029 4.221
	Number of Equivalent Loads		1	28	56	84	112 (max)
MX46	From: Any Ix Input To: Q	$t_{PLH}$ $t_{PHL}$	2.069 2.063	2.704 2.601	3.370 2.911	4.040 3.125	4.713 3.252
	From: Any Sx Input To: Q	$t_{PLH}$ $t_{PHL}$	2.532 2.794	3.240 3.357	3.958 3.774	4.681 4.114	5.412 4.407

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell


### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**

### Description

MX8x is a family of eight-to-one digital multiplexers.

Logic Symbol		Truth Table																																					
		<table border="1"> <thead> <tr> <th>S2</th><th>S1</th><th>S0</th><th>Q</th></tr> </thead> <tbody> <tr><td>L</td><td>L</td><td>L</td><td>I0</td></tr> <tr><td>L</td><td>L</td><td>H</td><td>I1</td></tr> <tr><td>L</td><td>H</td><td>L</td><td>I2</td></tr> <tr><td>L</td><td>H</td><td>H</td><td>I3</td></tr> <tr><td>H</td><td>L</td><td>L</td><td>I4</td></tr> <tr><td>H</td><td>L</td><td>H</td><td>I5</td></tr> <tr><td>H</td><td>H</td><td>L</td><td>I6</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>I7</td></tr> </tbody> </table>		S2	S1	S0	Q	L	L	L	I0	L	L	H	I1	L	H	L	I2	L	H	H	I3	H	L	L	I4	H	L	H	I5	H	H	L	I6	H	H	H	I7
S2	S1	S0	Q																																				
L	L	L	I0																																				
L	L	H	I1																																				
L	H	L	I2																																				
L	H	H	I3																																				
H	L	L	I4																																				
H	L	H	I5																																				
H	H	L	I6																																				
H	H	H	I7																																				

### HDL Syntax

Verilog ..... MX8x *inst\_name* (Q, I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2);

VHDL..... *inst\_name*: MX8x port map (Q, I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2);

### Pin Loading

Pin Name	Equivalent Loads			
	MX81	MX82	MX84	MX86
I0	1.1	1.1	1.0	1.1
I1	1.1	1.1	1.1	1.1
I2	1.0	1.0	1.1	1.0
I3	1.2	1.2	1.2	1.1
I4	1.0	1.0	1.0	1.0
I5	1.1	1.0	1.1	1.1
I6	1.0	1.0	1.0	1.0
I7	1.1	1.1	1.1	1.1
S0	6.2	6.3	6.3	6.5
S1	3.7	3.8	3.9	4.0
S2	2.4	2.5	3.4	3.4

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
MX81	9.5	3.555	32.0
MX82	11.0	4.757	41.3
MX84	10.8	4.456	40.8
MX86	12.0	4.869	44.0

a. See page 2-13 for power equation.


### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Ix Input	$t_{PLH}$	2.738	3.341	4.176	5.239	6.158
MX81	To: Q	$t_{PHL}$	3.062	3.686	4.305	4.958	5.458
	From: Any Sx Input	$t_{PLH}$	3.624	4.260	5.103	6.148	7.038
MX82	To: Q	$t_{PHL}$	3.728	4.287	4.914	5.621	6.187
	Number of Equivalent Loads		1	10	20	29	39 (max)
MX82	From: Any Ix Input	$t_{PLH}$	2.693	3.182	3.633	4.008	4.402
	To: Q	$t_{PHL}$	2.797	3.411	3.839	4.154	4.462
MX84	From: Any Sx Input	$t_{PLH}$	3.632	4.098	4.551	4.937	5.350
	To: Q	$t_{PHL}$	3.551	4.089	4.547	4.915	5.295
MX84	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Ix Input	$t_{PLH}$	2.816	3.702	4.420	5.031	5.632
MX84	To: Q	$t_{PHL}$	3.029	3.585	3.934	4.247	4.601
	From: Any Sx Input	$t_{PLH}$	3.864	4.499	5.219	5.881	6.521
MX86	To: Q	$t_{PHL}$	3.560	4.228	4.679	5.032	5.361
MX86	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Ix Input	$t_{PLH}$	2.623	3.244	3.915	4.623	5.372
	To: Q	$t_{PHL}$	2.872	3.679	4.134	4.495	4.806
	From: Any Sx Input	$t_{PLH}$	3.602	4.273	4.977	5.685	6.396
	To: Q	$t_{PHL}$	3.673	4.388	4.790	5.173	5.595

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


**Logic Schematic**



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

MXI2x is a family of inverting two-to-one digital multiplexers.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>S</th> <th>I0</th> <th>I1</th> <th>QN</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>X</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	S	I0	I1	QN	L	L	X	H	L	H	X	L	H	X	L	H	H	X	H	L
S	I0	I1	QN																		
L	L	X	H																		
L	H	X	L																		
H	X	L	H																		
H	X	H	L																		

Core Logic

### HDL Syntax

Verilog ..... MXI2x *inst\_name* (QN, I0, I1, S);

VHDL..... *inst\_name*: MXI2x port map (QN, I0, I1, S);

### Pin Loading

Pin Name	Equivalent Loads			
	MXI21	MXI22	MXI24	MXI26
I0	1.0	1.0	1.1	1.1
I1	1.0	1.0	1.0	1.0
S	1.6	1.6	2.2	2.3

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
MXI21	2.5	0.910	6.1
MXI22	2.5	1.084	7.3
MXI24	3.2	1.815	11.6
MXI26	3.8	2.440	16.5

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
MXI21	From: Any Ix Input	$t_{PLH}$	1.519	2.204	3.040	4.030	4.847
	To: QN	$t_{PHL}$	1.251	1.737	2.300	2.946	3.470
MXI22	From: S	$t_{PLH}$	2.130	2.777	3.609	4.624	5.478
	To: QN	$t_{PHL}$	1.811	2.300	2.860	3.501	4.019
MXI24	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Ix Input	$t_{PLH}$	1.485	2.204	2.968	3.642	4.381
MXI26	To: QN	$t_{PHL}$	1.210	1.657	2.110	2.500	2.923
	From: S	$t_{PLH}$	2.159	2.874	3.595	4.260	5.038
	To: QN	$t_{PHL}$	1.807	2.270	2.707	3.072	3.460
MXI24	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Ix Input	$t_{PLH}$	1.590	2.218	2.902	3.550	4.232
MXI26	To: QN	$t_{PHL}$	1.291	1.870	2.278	2.612	2.934
	From: S	$t_{PLH}$	1.656	2.467	3.205	3.862	4.530
	To: QN	$t_{PHL}$	1.570	2.171	2.575	2.897	3.199
MXI26	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Ix Input	$t_{PLH}$	1.220	1.838	2.495	3.180	3.882
MXI26	To: QN	$t_{PHL}$	1.195	1.743	2.122	2.431	2.707
	From: S	$t_{PLH}$	1.589	2.273	2.915	3.558	4.205
	To: QN	$t_{PHL}$	1.401	1.915	2.259	2.610	2.970

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

NA2x is a family of 2-input gates which perform the logical NAND function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	Q	L	L	H	L	H	H	H	L	H	H	H	L
A	B	Q														
L	L	H														
L	H	H														
H	L	H														
H	H	L														

Core Logic

### HDL Syntax

Verilog ..... NA2x *inst\_name* (Q, A, B);

VHDL..... *inst\_name*: NA2x port map (Q, A, B);

### Pin Loading

Pin Name	Equivalent Loads				
	NA21	NA22	NA23	NA24	NA26
A	1.0	1.8	3.7	1.8	1.8
B	1.0	1.8	3.7	1.8	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
NA21	1.0	0.346	0.9
NA22	1.2	0.642	1.5
NA23	2.0	1.230	2.7
NA24	2.2	1.643	9.2
NA26	2.5	1.979	11.9

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


Number of Equivalent Loads		1	3	6	8	11 (max)
<b>NA21</b>	From: Any Input	$t_{PLH}$	0.449	0.819	1.342	1.680
	To: Q	$t_{PHL}$	0.555	0.954	1.445	2.171 2.170
Number of Equivalent Loads		1	5	10	16	21 (max)
<b>NA22</b>	From: Any Input	$t_{PLH}$	0.314	0.687	1.097	1.581
	To: Q	$t_{PHL}$	0.290	0.603	0.926	1.268 1.529
Number of Equivalent Loads		1	10	20	29	39 (max)
<b>NA23</b>	From: Any Input	$t_{PLH}$	0.160	0.630	1.095	1.478
	To: Q	$t_{PHL}$	0.181	0.596	0.926	1.203 1.520
Number of Equivalent Loads		1	19	38	56	75 (max)
<b>NA24</b>	From: Any Input	$t_{PLH}$	0.710	1.394	2.101	2.773
	To: Q	$t_{PHL}$	0.762	1.196	1.582	1.912 2.243
Number of Equivalent Loads		1	28	56	84	112 (max)
<b>NA26</b>	From: Any Input	$t_{PLH}$	0.846	1.547	2.236	2.902
	To: Q	$t_{PHL}$	0.746	1.325	1.714	2.026 2.294

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

NA3x is a family of 3-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	Q	L	X	X	H	X	L	X	H	X	X	L	H	H	H	H	L
A	B	C	Q																		
L	X	X	H																		
X	L	X	H																		
X	X	L	H																		
H	H	H	L																		

Core Logic

### HDL Syntax

Verilog ..... NA3x *inst\_name* (Q, A, B, C);

VHDL..... *inst\_name*: NA3x port map (Q, A, B, C);

### Pin Loading

Pin Name	Equivalent Loads				
	NA31	NA32	NA33	NA34	NA36
A	1.0	1.9	1.9	1.9	1.9
B	1.0	1.9	1.9	1.9	1.9
C	1.0	1.9	1.9	1.9	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
NA31	1.2	0.464	1.3
NA32	1.5	0.867	2.4
NA33	2.2	1.387	6.7
NA34	2.8	1.876	10.0
NA36	3.0	2.212	12.8

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	2	4	6	8 (max)
<b>NA31</b>	From: Any Input	$t_{PLH}$	0.566	0.785	1.209	1.629	2.040
	To: Q	$t_{PHL}$	0.694	0.934	1.343	1.716	2.078
<b>NA32</b>	Number of Equivalent Loads		1	4	8	11	15 (max)
	From: Any Input	$t_{PLH}$	0.349	0.708	1.142	1.443	1.820
<b>NA33</b>	To: Q	$t_{PHL}$	0.475	0.726	1.009	1.221	1.517
	Number of Equivalent Loads		1	10	20	29	39 (max)
<b>NA34</b>	From: Any Input	$t_{PLH}$	0.914	1.581	2.349	3.053	3.843
	To: Q	$t_{PHL}$	0.955	1.415	1.857	2.230	2.626
<b>NA36</b>	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.779	1.435	2.185	2.857	3.591
	To: Q	$t_{PHL}$	0.895	1.344	1.718	2.038	2.354
<b>NA36</b>	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Input	$t_{PLH}$	0.857	1.547	2.214	2.886	3.561
	To: Q	$t_{PHL}$	0.958	1.407	1.774	2.111	2.427


Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

Core Logic

### Description

NA4x is a family of 4-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	X	X	X	H	X	L	X	X	H	X	X	L	X	H	X	X	X	L	H	H	H	H	H	L
A	B	C	D	Q																											
L	X	X	X	H																											
X	L	X	X	H																											
X	X	L	X	H																											
X	X	X	L	H																											
H	H	H	H	L																											

### HDL Syntax

Verilog ..... NA4x *inst\_name* (Q, A, B, C, D);

VHDL..... *inst\_name*: NA4x port map (Q, A, B, C, D);

### Pin Loading

Pin Name	Equivalent Loads				
	NA41	NA42	NA43	NA44	NA46
A	1.0	2.0	2.0	2.0	2.0
B	1.0	2.0	2.0	2.0	2.0
C	1.0	2.0	2.0	2.0	2.0
D	1.0	2.1	2.1	2.1	2.1

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
NA41	1.8	0.567	1.7
NA42	2.2	1.056	2.9
NA43	3.0	1.576	7.2
NA44	3.2	2.056	10.5
NA46	3.5	2.392	13.3

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	2	4	5	7 (max)
<b>NA41</b>	From: Any Input	$t_{PLH}$	0.647	0.909	1.382	1.608	2.056
	To: Q	$t_{PHL}$	0.686	0.952	1.430	1.657	2.102
<b>NA42</b>	Number of Equivalent Loads		1	3	6	8	11 (max)
	From: Any Input	$t_{PLH}$	0.390	0.607	0.910	1.096	1.348
<b>NA43</b>	To: Q	$t_{PHL}$	0.510	0.801	1.172	1.403	1.740
	Number of Equivalent Loads		1	10	20	29	39 (max)
<b>NA44</b>	From: Any Input	$t_{PLH}$	0.988	1.676	2.437	3.120	3.878
	To: Q	$t_{PHL}$	1.086	1.535	1.971	2.341	2.737
<b>NA46</b>	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.904	1.577	2.275	2.930	3.617
	To: Q	$t_{PHL}$	1.026	1.464	1.867	2.202	2.511
<b>NA46</b>	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Input	$t_{PLH}$	0.918	1.593	2.264	2.952	3.639
	To: Q	$t_{PHL}$	1.073	1.590	1.897	2.222	2.550

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

# NA5x



## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

NA5x is a family of 5-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																																										
 	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	X	X	X	X	H	X	L	X	X	X	H	X	X	L	X	X	H	X	X	X	L	X	H	X	X	X	X	L	H	H	H	H	H	H	L
A	B	C	D	E	Q																																						
L	X	X	X	X	H																																						
X	L	X	X	X	H																																						
X	X	L	X	X	H																																						
X	X	X	L	X	H																																						
X	X	X	X	L	H																																						
H	H	H	H	H	L																																						

Core Logic

### HDL Syntax

Verilog ..... NA5x *inst\_name* (Q, A, B, C, D, E);

VHDL ..... *inst\_name*: NA5x port map (Q, A, B, C, D, E);

### Pin Loading

Pin Name	Equivalent Loads				
	NA51	NA52	NA53	NA54	NA56
A	1.0	1.0	1.9	1.9	1.9
B	1.0	0.9	1.9	1.9	1.9
C	1.0	1.0	2.0	2.0	1.9
D	1.0	1.0	1.9	2.0	1.8
E	1.0	1.0	2.0	2.0	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
NA51	2.0	0.666	2.2
NA52	3.0	1.166	6.9
NA53	3.5	2.018	9.8
NA54	3.5	2.511	14.1
NA56	4.0	2.853	16.9

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	2	3	4	6 (max)
<b>NA51</b>	From: Any Input	$t_{PLH}$	0.709	0.997	1.268	1.536	2.083
	To: Q	$t_{PHL}$	0.838	1.129	1.392	1.646	2.169
<b>NA52</b>	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.178	1.881	2.717	3.693	4.491
<b>NA53</b>	To: Q	$t_{PHL}$	1.441	1.982	2.570	3.223	3.740
<b>NA53</b>	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	0.920	1.660	2.431	3.107	3.844
<b>NA54</b>	To: Q	$t_{PHL}$	1.266	1.831	2.316	2.707	3.111
<b>NA56</b>	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.781	1.448	2.162	2.837	3.550
<b>NA56</b>	To: Q	$t_{PHL}$	1.085	1.609	2.017	2.356	2.686
<b>NA56</b>	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Input	$t_{PLH}$	0.896	1.603	2.276	2.991	3.750
<b>NA56</b>	To: Q	$t_{PHL}$	1.232	1.820	2.225	2.561	2.842

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

NA6x is a family of 6-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																																																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	L	X	X	X	X	X	H	X	L	X	X	X	X	H	X	X	L	X	X	X	H	X	X	X	L	X	X	H	X	X	X	X	L	X	H	X	X	X	X	X	L	H	H	H	H	H	H	H	L
A	B	C	D	E	F	Q																																																			
L	X	X	X	X	X	H																																																			
X	L	X	X	X	X	H																																																			
X	X	L	X	X	X	H																																																			
X	X	X	L	X	X	H																																																			
X	X	X	X	L	X	H																																																			
X	X	X	X	X	L	H																																																			
H	H	H	H	H	H	L																																																			

### HDL Syntax

Verilog ..... NA6x *inst\_name* (Q, A, B, C, D, E, F);

VHDL ..... *inst\_name*: NA6x port map (Q, A, B, C, D, E, F);

### Pin Loading

Pin Name	Equivalent Loads				
	NA61	NA62	NA63	NA64	NA66
A	1.0	1.9	1.9	1.9	1.9
B	1.0	1.9	1.9	1.9	1.9
C	1.0	2.0	2.0	2.0	2.0
D	1.0	2.0	2.0	2.0	2.0
E	1.0	1.9	1.9	1.9	1.9
F	1.0	2.0	2.0	2.0	2.0

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
NA61	3.2	1.283	7.5
NA62	3.5	2.417	13.0
NA63	4.0	2.588	14.0
NA64	4.0	2.745	15.1
NA66	4.2	3.082	17.9

a. See page 2-13 for power equation.

**Propagation Delays (ns)**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.266	1.923	2.757	3.768	4.615
NA61	To: Q	$t_{PHL}$	1.523	2.057	2.647	3.307	3.834
	Number of Equivalent Loads		1	10	20	29	39 (max)
NA62	From: Any Input	$t_{PLH}$	0.882	1.582	2.351	3.040	3.802
	To: Q	$t_{PHL}$	1.060	1.552	2.004	2.378	2.772
NA63	Number of Equivalent Loads		1	14	28	43	57 (max)
	From: Any Input	$t_{PLH}$	0.828	1.514	2.211	2.939	3.607
	To: Q	$t_{PHL}$	1.052	1.562	1.972	2.359	2.691
NA64	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.878	1.567	2.264	2.905	3.581
	To: Q	$t_{PHL}$	1.153	1.681	2.057	2.369	2.673
NA66	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Input	$t_{PLH}$	0.933	1.586	2.262	2.936	3.610
	To: Q	$t_{PHL}$	1.220	1.853	2.248	2.573	2.859

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

NA7x is a family of 7-input gates which perform the logical NAND function.

Logic Symbol	Truth Table																																																																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	Q	L	X	X	X	X	X	X	H	X	L	X	X	X	X	X	H	X	X	L	X	X	X	X	H	X	X	X	L	X	X	X	H	X	X	X	X	L	X	X	H	X	X	X	X	X	L	X	H	X	X	X	X	X	X	X	L	H	H	H	H	H	H	H	L
A	B	C	D	E	F	G	Q																																																																		
L	X	X	X	X	X	X	H																																																																		
X	L	X	X	X	X	X	H																																																																		
X	X	L	X	X	X	X	H																																																																		
X	X	X	L	X	X	X	H																																																																		
X	X	X	X	L	X	X	H																																																																		
X	X	X	X	X	L	X	H																																																																		
X	X	X	X	X	X	X	L																																																																		
H	H	H	H	H	H	H	L																																																																		

### HDL Syntax

Verilog ..... NA7x *inst\_name* (Q, A, B, C, D, E, F, G);

VHDL..... *inst\_name*: NA7x port map (Q, A, B, C, D, E, F, G);

### Pin Loading

Pin Name	Equivalent Loads				
	NA71	NA72	NA73	NA74	NA76
A	1.9	1.9	1.9	1.9	1.9
B	1.9	1.9	1.9	1.9	1.9
C	2.0	2.0	2.0	2.0	2.0
D	2.1	2.1	2.0	2.1	2.0
E	2.0	2.0	2.0	2.1	2.0
F	2.0	2.0	1.9	2.0	2.0
G	2.0	2.0	1.9	2.0	1.9

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
NA71	4.5	2.504	11.9
NA72	4.5	2.852	17.0
NA73	4.8	3.013	17.8
NA74	4.8	3.170	19.2
NA76	5.0	3.506	21.5

a. See page 2-13 for power equation.

**Propagation Delays (ns)**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.140	1.827	2.667	3.660	4.481
	To: Q	$t_{PHL}$	1.822	2.444	3.079	3.760	4.288
	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.012	1.719	2.460	3.127	3.887
	To: Q	$t_{PHL}$	1.513	2.100	2.576	2.949	3.329
	Number of Equivalent Loads		1	14	28	43	57 (max)
	From: Any Input	$t_{PLH}$	0.962	1.671	2.368	3.086	3.738
	To: Q	$t_{PHL}$	1.536	2.143	2.581	2.976	3.305
	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	1.010	1.693	2.374	3.028	3.735
	To: Q	$t_{PHL}$	1.474	2.251	2.699	3.024	3.310
	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Input	$t_{PLH}$	1.015	1.738	2.415	3.069	3.712
	To: Q	$t_{PHL}$	1.587	2.398	2.870	3.246	3.571

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

NA8x is a family of 8-input gates which perform the logical NAND function.

Logic Symbol		Truth Table								
Core Logic	NA8x	A	B	C	D	E	F	G	H	Q
		L	X	X	X	X	X	X	X	H
		X	L	X	X	X	X	X	X	H
		X	X	L	X	X	X	X	X	H
		X	X	X	L	X	X	X	X	H
		X	X	X	X	L	X	X	X	H
		X	X	X	X	X	L	X	X	H
		X	X	X	X	X	X	L	X	H
		X	X	X	X	X	X	X	L	H
		H	H	H	H	H	H	H	H	L

### HDL Syntax

Verilog ..... NA8x *inst\_name* (Q, A, B, C, D, E, F, G, H);

VHDL ..... *inst\_name*: NA8x port map (Q, A, B, C, D, E, F, G, H);

### Pin Loading

Pin Name	Equivalent Loads				
	NA81	NA82	NA83	NA84	NA86
A	1.0	1.9	1.9	1.9	1.9
B	1.0	1.8	1.9	1.9	1.9
C	1.0	1.8	1.9	1.9	1.9
D	1.0	1.9	1.9	1.9	1.9
E	1.0	1.9	2.0	2.0	1.9
F	1.0	1.8	1.9	1.9	1.9
G	1.0	2.0	1.9	1.9	2.0
H	1.0	1.9	1.9	1.9	2.0

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
NA81	3.8	1.469	8.1
NA82	4.8	3.068	17.5
NA83	4.8	3.222	18.8
NA84	4.8	3.381	19.9
NA86	5.0	3.719	22.7

a. See page 2-13 for power equation.

**Propagation Delays (ns)**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.428	2.097	2.933	3.934	4.769
	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	0.978	1.677	2.440	3.128	3.896
	Number of Equivalent Loads		1	14	28	43	57 (max)
	From: Any Input	$t_{PLH}$	0.964	1.649	2.343	3.079	3.771
	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.958	1.681	2.349	2.990	3.717
	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Input	$t_{PLH}$	1.006	1.698	2.401	3.079	3.729
	To: Q	$t_{PHL}$	1.709	2.469	2.921	3.278	3.582

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

NO2x is a family of 2-input gates which perform the logical NOR function.

Logic Symbol	Truth Table															
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> </tr> </tbody> </table>	A	B	Q	L	L	H	L	H	L	H	L	L	H	H	L
A	B	Q														
L	L	H														
L	H	L														
H	L	L														
H	H	L														

Core Logic

### HDL Syntax

Verilog ..... NO2x *inst\_name* (Q, A, B);

VHDL..... *inst\_name*: NO2x port map (Q, A, B);

### Pin Loading

Pin Name	Equivalent Loads				
	NO21	NO22	NO23	NO24	NO26
A	0.9	1.9	3.7	1.8	1.8
B	0.9	2.0	3.6	1.8	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
NO21	1.0	0.383	0.9
NO22	1.5	0.720	1.4
NO23	1.8	1.385	3.1
NO24	2.5	1.807	9.6
NO26	2.8	2.154	11.8

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


Number of Equivalent Loads		1	3	6	8	11 (max)	
NO21	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.481 0.505	1.141 0.779	2.035 1.108	2.605 1.320	3.445 1.650
Number of Equivalent Loads		1	5	10	16	21 (max)	
NO22	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.442 0.315	1.052 0.569	1.766 0.800	2.636 1.054	3.374 1.270
Number of Equivalent Loads		1	10	20	29	39 (max)	
NO23	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.333 0.259	1.013 0.559	1.665 0.805	2.242 1.013	2.903 1.251
Number of Equivalent Loads		1	19	38	56	75 (max)	
NO24	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.880 0.748	1.562 1.198	2.277 1.525	2.954 1.874	3.672 2.236
Number of Equivalent Loads		1	28	56	84	112 (max)	
NO26	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.920 0.839	1.637 1.277	2.344 1.619	3.042 1.956	3.735 2.304

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

NO3x is a family of 3-input gates which perform the logical NOR function.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	Q	L	L	L	H	H	X	X	L	X	H	X	L	X	X	H	L
A	B	C	Q																		
L	L	L	H																		
H	X	X	L																		
X	H	X	L																		
X	X	H	L																		

Core Logic

### HDL Syntax

Verilog ..... NO3x *inst\_name* (Q, A, B, C);

VHDL..... *inst\_name*: NO3x port map (Q, A, B, C);

### Pin Loading

Pin Name	Equivalent Loads				
	NO31	NO32	NO33	NO34	NO36
A	1.0	1.9	1.9	1.9	1.9
B	1.0	1.9	1.9	1.9	1.9
C	0.9	1.8	1.8	1.8	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
NO31	1.2	0.539	1.5
NO32	1.2	1.004	2.4
NO33	2.2	1.574	7.1
NO34	2.8	2.108	10.6
NO36	2.8	2.448	12.8

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Number of Equivalent Loads		1	2	4	6	8 (max)
<b>N031</b>	From: Any Input	$t_{PLH}$	1.002	1.433	2.242	3.049
	To: Q	$t_{PHL}$	0.544	0.696	0.946	1.164
Number of Equivalent Loads		1	4	8	11	15 (max)
<b>N032</b>	From: Any Input	$t_{PLH}$	0.584	1.215	2.017	2.605
	To: Q	$t_{PHL}$	0.248	0.492	0.748	0.913
Number of Equivalent Loads		1	10	20	29	39 (max)
<b>N033</b>	From: Any Input	$t_{PLH}$	1.267	1.988	2.752	3.424
	To: Q	$t_{PHL}$	0.880	1.341	1.790	2.171
Number of Equivalent Loads		1	19	38	56	75 (max)
<b>N034</b>	From: Any Input	$t_{PLH}$	1.180	1.906	2.673	3.354
	To: Q	$t_{PHL}$	0.785	1.256	1.595	1.908
Number of Equivalent Loads		1	28	56	84	112 (max)
<b>N036</b>	From: Any Input	$t_{PLH}$	1.242	1.945	2.620	3.313
	To: Q	$t_{PHL}$	0.827	1.324	1.686	2.024

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

# NO4x



## AMI500MXSC 0.5 micron CMOS Standard Cell

Core Logic

### Description

NO4x is a family of 4-input gates which perform the logical NOR function.

Logic Symbol	Truth Table																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td>H</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>X</td><td>L</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>H</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	L	L	L	H	H	X	X	X	L	X	H	X	X	L	X	X	H	X	L	X	X	X	H	L
A	B	C	D	Q																											
L	L	L	L	H																											
H	X	X	X	L																											
X	H	X	X	L																											
X	X	H	X	L																											
X	X	X	H	L																											

### HDL Syntax

Verilog ..... NO4x *inst\_name* (Q, A, B, C, D);

VHDL..... *inst\_name*: NO4x port map (Q, A, B, C, D);

### Pin Loading

Pin Name	Equivalent Loads				
	NO41	NO42	NO43	NO44	NO46
A	1.0	1.0	1.8	1.9	1.8
B	1.0	1.0	1.8	1.8	1.8
C	1.0	1.0	1.8	1.8	1.8
D	1.0	1.0	1.9	1.8	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
NO41	1.8	0.664	1.8
NO42	2.8	1.154	6.3
NO43	2.5	1.793	7.4
NO44	2.8	2.328	11.4
NO46	3.0	2.671	13.4

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


Number of Equivalent Loads		1	2	4	5	7 (max)	
<b>N041</b>	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	1.143 0.411	1.675 0.610	2.705 0.951	3.222 1.100	4.278 1.372
Number of Equivalent Loads		1	5	10	16	21 (max)	
<b>N042</b>	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	1.358 1.210	2.059 1.688	2.902 2.257	3.891 2.920	4.704 3.463
Number of Equivalent Loads		1	10	20	29	39 (max)	
<b>N043</b>	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	1.431 0.924	2.085 1.377	2.842 1.829	3.536 2.217	4.317 2.634
Number of Equivalent Loads		1	19	38	56	75 (max)	
<b>N044</b>	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	1.312 0.796	1.986 1.236	2.685 1.645	3.343 1.971	4.034 2.298
Number of Equivalent Loads		1	28	56	84	112 (max)	
<b>N046</b>	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	1.404 0.848	2.065 1.323	2.742 1.694	3.427 2.023	4.123 2.327

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

NO5x is a family of 5-input gates which perform the logical NOR function.

Logic Symbol	Truth Table					
	A	B	C	D	E	Q
	L	L	L	L	L	H
	H	X	X	X	X	L
	X	H	X	X	X	L
	X	X	H	X	X	L
	X	X	X	H	X	L
	X	X	X	X	H	L

### HDL Syntax

Verilog ..... NO5x *inst\_name* (Q, A, B, C, D, E);

VHDL..... *inst\_name*: NO5x port map (Q, A, B, C, D, E);

### Pin Loading

Pin Name	Equivalent Loads				
	NO51	NO52	NO53	NO54	NO56
A	1.0	1.0	1.9	1.9	1.8
B	1.1	1.0	1.9	1.8	1.8
C	1.0	1.0	1.9	1.9	1.9
D	1.0	1.0	1.9	1.9	1.8
E	1.0	1.0	1.8	1.8	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static IDD (TJ = 85°C) (nA)	EQLpd (Eq-load)
NO51	2.0	0.788	2.1
NO52	3.0	1.310	6.8
NO53	3.0	2.271	10.0
NO54	3.5	2.816	14.1
NO56	3.5	3.169	16.9

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


Number of Equivalent Loads		1	2	3	4	6 (max)	
<b>N051</b>	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	1.307 0.626	1.941 0.800	2.575 0.951	3.211 1.091	4.499 1.352
Number of Equivalent Loads		1	5	10	16	21 (max)	
<b>N052</b>	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	1.408 1.260	2.113 1.748	2.920 2.312	3.891 2.966	4.749 3.501
Number of Equivalent Loads		1	10	20	29	39 (max)	
<b>N053</b>	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	1.160 1.078	1.897 1.553	2.645 2.002	3.314 2.378	4.082 2.777
Number of Equivalent Loads		1	19	38	56	75 (max)	
<b>N054</b>	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	0.940 0.849	1.644 1.336	2.355 1.720	3.021 2.041	3.732 2.352
Number of Equivalent Loads		1	28	56	84	112 (max)	
<b>N056</b>	From: Any Input To: Q	$t_{PLH}$ $t_{PHL}$	1.037 0.969	1.728 1.484	2.410 1.853	3.093 2.175	3.787 2.470

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ON1x is a family of OR-NAND circuits consisting of two 2-input OR gates into a 2-input NAND gate.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="4">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	L	X	X	H	X	X	L	L	H	All other combinations				L
A	B	C	D	Q																	
L	L	X	X	H																	
X	X	L	L	H																	
All other combinations				L																	

### HDL Syntax

Verilog ..... ON1x *inst\_name* (Q, A, B, C, D);

VHDL..... *inst\_name*: ON1x port map (Q, A, B, C, D);

### Pin Loading

Pin Name	Equivalent Loads			
	ON11	ON12	ON14	ON16
A	1.0	1.0	1.0	1.9
B	1.0	1.0	1.0	1.8
C	1.0	1.0	1.0	1.9
D	1.0	1.0	1.0	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$E_{QL,pd}$ (Eq-load)
ON11	1.5	0.485	2.3
ON12	2.8	1.285	6.8
ON14	2.5	1.448	7.6
ON16	3.2	2.790	13.9

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


Number of Equivalent Loads		1	3	6	8	11 (max)
<b>ON11</b>	From: Any Input	$t_{PLH}$	0.837	1.539	2.612	3.335
	To: Q	$t_{PHL}$	0.654	1.021	1.516	1.842
Number of Equivalent Loads		1	5	10	16	21 (max)
<b>ON12</b>	From: Any Input	$t_{PLH}$	1.366	2.067	2.905	3.887
	To: Q	$t_{PHL}$	1.274	1.815	2.404	3.059
Number of Equivalent Loads		1	10	20	29	39 (max)
<b>ON14</b>	From: Any Input	$t_{PLH}$	1.285	2.022	2.798	3.480
	To: Q	$t_{PHL}$	1.311	1.854	2.323	2.702
Number of Equivalent Loads		1	19	38	56	75 (max)
<b>ON16</b>	From: Any Input	$t_{PLH}$	0.934	1.672	2.349	2.983
	To: Q	$t_{PHL}$	1.025	1.543	1.948	2.288

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ON2x is a family of OR-NAND circuits consisting of one 2-input OR and a direct input into a 2-input NAND gate.

Logic Symbol	Truth Table																
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="3">All other combinations</td> <td>L</td> </tr> </tbody> </table>	A	B	C	Q	L	L	X	H	X	X	L	H	All other combinations			L
A	B	C	Q														
L	L	X	H														
X	X	L	H														
All other combinations			L														

### HDL Syntax

Verilog ..... ON2x *inst\_name* (Q, A, B, C);

VHDL..... *inst\_name*: ON2x port map (Q, A, B, C);

### Pin Loading

Pin Name	Equivalent Loads			
	ON21	ON22	ON24	ON26
A	1.0	1.0	1.0	1.9
B	1.0	1.0	1.0	1.9
C	1.0	1.0	1.0	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ON21	1.2	0.399	1.8
ON22	2.5	1.122	6.0
ON24	2.5	1.296	7.2
ON26	3.0	2.309	13.1

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


Number of Equivalent Loads		1	3	6	8	11 (max)
ON21	From: Any Input	$t_{PLH}$	0.710	1.559	2.665	3.350
	To: Q	$t_{PHL}$	0.711	1.137	1.637	1.934
ON22	Number of Equivalent Loads		1	5	10	16
	From: Any Input	$t_{PLH}$	1.314	1.945	2.774	3.799
ON24	To: Q	$t_{PHL}$	1.277	1.831	2.416	3.055
ON26	Number of Equivalent Loads		1	10	20	29
	From: Any Input	$t_{PLH}$	1.303	1.990	2.749	3.431
	To: Q	$t_{PHL}$	1.308	1.876	2.342	2.710

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ON3x is a family of OR-NAND circuits consisting of a 2-input OR gate and two direct inputs into a 3-input NAND gate.

Logic Symbol	Truth Table																									
	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>L</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>L</td> <td>H</td> </tr> <tr> <td colspan="4">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	L	X	X	H	X	X	L	X	H	X	X	X	L	H	All other combinations				L
A	B	C	D	Q																						
L	L	X	X	H																						
X	X	L	X	H																						
X	X	X	L	H																						
All other combinations				L																						

### HDL Syntax

Verilog ..... ON3x *inst\_name* (Q, A, B, C, D);

VHDL..... *inst\_name*: ON3x port map (Q, A, B, C, D);

### Pin Loading

Pin Name	Equivalent Loads			
	ON31	ON32	ON34	ON36
A	0.9	1.1	1.0	1.9
B	1.0	1.0	1.0	1.8
C	1.0	1.0	1.0	1.9
D	1.0	1.0	1.0	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$E_{QL_{pd}}$ (Eq-load)
ON31	1.5	0.524	2.1
ON32	2.8	1.154	6.7
ON34	2.8	1.328	7.6
ON36	3.2	2.533	14.2

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	2	4	6	8 (max)
ON31	From: Any Input	$t_{PLH}$	0.834	1.301	2.164	2.978	3.766
	To: Q	$t_{PHL}$	0.706	0.945	1.364	1.756	2.134
ON32	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.389	2.054	2.890	3.896	4.737
ON34	To: Q	$t_{PHL}$	1.320	1.872	2.458	3.099	3.602
ON36	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.323	2.077	2.836	3.490	4.197
	To: Q	$t_{PHL}$	1.324	1.879	2.357	2.741	3.139
ON36	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.977	1.652	2.343	3.002	3.702
	To: Q	$t_{PHL}$	0.899	1.468	1.877	2.205	2.516

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ON4x is a family of OR-NAND circuits consisting of one 3-input OR gate into and a direct input into a 2-input NAND gate.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td colspan="4">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	Q	L	L	L	X	H	X	X	X	L	H	All other combinations				L
A	B	C	D	Q																	
L	L	L	X	H																	
X	X	X	L	H																	
All other combinations				L																	

### HDL Syntax

Verilog ..... ON4x *inst\_name* (Q, A, B, C, D);

VHDL..... *inst\_name*: ON4x port map (Q, A, B, C, D);

### Pin Loading

Pin Name	Equivalent Loads			
	ON41	ON42	ON44	ON46
A	1.0	1.0	1.0	1.9
B	1.0	1.0	1.0	1.9
C	1.0	1.0	1.0	1.8
D	1.0	1.0	1.0	1.0

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$E_{QL,pd}$ (Eq-load)
ON41	1.5	0.433	2.3
ON42	2.8	1.276	6.6
ON44	2.8	1.450	7.8
ON46	3.5	2.612	13.8

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	2	4	6	8 (max)
<b>ON41</b>	From: Any Input	$t_{PLH}$	1.202	1.706	2.693	3.678	4.671
	To: Q	$t_{PHL}$	0.531	0.804	1.278	1.692	2.061
<b>ON42</b>	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.749	2.392	3.225	4.246	5.109
<b>ON44</b>	To: Q	$t_{PHL}$	1.357	1.903	2.488	3.130	3.635
	Number of Equivalent Loads		1	10	20	29	39 (max)
<b>ON46</b>	From: Any Input	$t_{PLH}$	1.747	2.499	3.266	3.930	4.649
	To: Q	$t_{PHL}$	1.396	1.937	2.416	2.806	3.211
Number of Equivalent Loads		1	19	38	56	75 (max)	
<b>ON46</b>	From: Any Input	$t_{PLH}$	1.268	1.951	2.657	3.318	4.015
	To: Q	$t_{PHL}$	0.968	1.517	1.924	2.250	2.556

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ON5x is a family of OR-NAND circuits consisting of one 3-input OR gate and one 2-input OR gate into a 2-input NAND gate.

Logic Symbol	Truth Table																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="5">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	L	L	X	X	H	X	X	X	L	L	H	All other combinations					L
A	B	C	D	E	Q																				
L	L	L	X	X	H																				
X	X	X	L	L	H																				
All other combinations					L																				

### HDL Syntax

Verilog ..... ON5x *inst\_name* (Q, A, B, C, D, E);

VHDL ..... *inst\_name*: ON5x port map (Q, A, B, C, D, E);

### Pin Loading

Pin Name	Equivalent Loads		
	ON52	ON54	ON56
A	1.1	1.1	1.9
B	1.1	1.1	1.8
C	1.1	1.1	1.8
D	1.0	1.0	1.9
E	1.0	1.0	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
ON52	3.0	1.437	7.0
ON54	3.0	1.611	8.3
ON56	3.5	3.086	14.9

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
<b>ON52</b>	From: Any Input	$t_{PLH}$	1.777	2.436	3.273	4.286	5.135
	To: Q	$t_{PHL}$	1.390	1.899	2.491	3.173	3.727
<b>ON54</b>	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.770	2.544	3.304	3.953	4.649
<b>ON56</b>	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	1.346	2.026	2.737	3.414	4.143
	To: Q	$t_{PHL}$	0.993	1.537	1.931	2.253	2.562

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ON6x is a family of OR-NAND circuits consisting of two 3-input OR gates into a 2-input NAND gate.

Logic Symbol	Truth Table																												
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="6">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	L	L	L	X	X	X	H	X	X	X	L	L	L	H	All other combinations						L
A	B	C	D	E	F	Q																							
L	L	L	X	X	X	H																							
X	X	X	L	L	L	H																							
All other combinations						L																							

### HDL Syntax

Verilog ..... ON6x *inst\_name* (Q, A, B, C, D, E, F);  
 VHDL..... *inst\_name*: ON6x port map (Q, A, B, C, D, E, F);

### Pin Loading

Pin Name	Equivalent Loads		
	ON62	ON64	ON66
A	1.0	1.0	1.9
B	1.1	1.1	1.9
C	1.0	1.0	1.9
D	1.0	1.0	1.9
E	1.0	1.0	1.8
F	1.0	1.0	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ON62	3.2	1.591	7.5
ON64	3.2	1.764	8.8
ON66	4.0	3.397	15.8

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


		Number of Equivalent Loads		1	5	10	16	21 (max)
ON62	From: Any Input To: Q		$t_{PLH}$	1.820 1.409	2.512 1.936	3.351 2.519	4.339 3.177	5.154 3.706
	Number of Equivalent Loads		1	10	20	29	39 (max)	
ON64	From: Any Input To: Q		$t_{PLH}$	1.843 1.369	2.572 1.932	3.339 2.411	4.012 2.795	4.747 3.192
	Number of Equivalent Loads		1	19	38	56	75 (max)	
ON66	From: Any Input To: Q		$t_{PLH}$	1.249 1.036	1.934 1.579	2.654 1.985	3.322 2.305	4.016 2.628

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ON7x is a family of OR-NAND circuits consisting of one 3-input OR gate a two direct inputs into a 3-input NAND gate.

Logic Symbol	Truth Table	Pin Loading																																			
		A	B	C	D	E	Q																														
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td colspan="5">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	L	L	X	X	H	X	X	X	L	X	H	X	X	X	X	L	H	All other combinations					L	A	1.0				
A	B	C	D	E	Q																																
L	L	L	X	X	H																																
X	X	X	L	X	H																																
X	X	X	X	L	H																																
All other combinations					L																																
		B	1.0																																		
		C	1.0																																		
		D	1.0																																		
		E	1.0																																		

### HDL Syntax

Verilog ..... ON7x *inst\_name* (Q, A, B, C, D, E);

VHDL..... *inst\_name*: ON7x port map (Q, A, B, C, D, E);

### Pin Loading

Pin Name	Equivalent Loads		
	ON72	ON74	ON76
A	1.0	1.0	1.9
B	1.0	1.0	1.8
C	1.0	1.0	1.8
D	1.0	1.0	1.9
E	1.0	1.0	1.8

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ON72	3.0	1.305	6.9
ON74	3.0	1.480	8.2
ON76	3.5	2.826	14.9

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
ON72	From: Any Input	$t_{PLH}$	1.754	2.459	3.299	4.278	5.079
	To: Q	$t_{PHL}$	1.373	1.930	2.516	3.156	3.657
ON74	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.629	2.316	3.083	3.776	4.546
ON76	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	1.272	1.989	2.669	3.322	4.016
	To: Q	$t_{PHL}$	1.074	1.636	2.033	2.371	2.720

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ON8x is a family of OR-NAND circuits consisting of two 2-input OR gates and a direct input into a 3-input NAND gate.

Logic Symbol	Truth Table																														
 <p>ON8x</p>	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td colspan="5">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	Q	L	L	X	X	X	H	X	X	L	L	X	H	X	X	X	X	L	H	All other combinations					L
A	B	C	D	E	Q																										
L	L	X	X	X	H																										
X	X	L	L	X	H																										
X	X	X	X	L	H																										
All other combinations					L																										

### HDL Syntax

Verilog ..... ON8x *inst\_name* (Q, A, B, C, D, E);

VHDL..... *inst\_name*: ON8x port map (Q, A, B, C, D, E);

### Pin Loading

Pin Name	Equivalent Loads		
	ON82	ON84	ON86
A	1.1	1.0	1.9
B	1.1	1.0	1.9
C	1.0	1.0	1.9
D	1.0	1.0	1.8
E	1.0	1.0	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static I <sub>DD</sub> ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
ON82	3.5	1.633	8.7
ON84	3.5	1.807	10.1
ON86	4.2	3.461	17.9

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
ON82	From: Any Input	$t_{PLH}$	1.436	2.138	2.978	3.962	4.768
	To: Q	$t_{PHL}$	1.636	2.248	2.880	3.561	4.090
ON84	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.444	2.161	2.929	3.609	4.356
ON86	To: Q	$t_{PHL}$	1.704	2.362	2.893	3.310	3.732
	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.994	1.703	2.423	3.109	3.840
	To: Q	$t_{PHL}$	1.343	2.002	2.450	2.816	3.166

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ON9x is a family of OR-NAND circuits consisting of one 3-input OR gate, one 2-input OR gate, and a direct input into a 3-input NAND gate.

Logic Symbol	Truth Table																																			
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td colspan="6">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	Q	L	L	L	X	X	X	H	X	X	X	L	L	X	H	X	X	X	X	X	L	H	All other combinations						L
A	B	C	D	E	F	Q																														
L	L	L	X	X	X	H																														
X	X	X	L	L	X	H																														
X	X	X	X	X	L	H																														
All other combinations						L																														

### HDL Syntax

Verilog ..... ON9x *inst\_name* (Q, A, B, C, D, E, F);  
 VHDL..... *inst\_name*: ON9x port map (Q, A, B, C, D, E, F);

### Pin Loading

Pin Name	Equivalent Loads		
	ON92	ON94	ON96
A	1.0	1.0	1.9
B	1.0	1.0	1.9
C	1.0	1.0	1.8
D	1.0	1.0	1.8
E	1.0	1.0	1.8
F	1.0	1.0	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
ON92	4.0	1.797	9.0
ON94	4.0	1.970	10.3
ON96	4.5	3.760	18.7

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
<b>ON92</b>	From: Any Input	$t_{PLH}$	1.868	2.605	3.447	4.407	5.182
	To: Q	$t_{PHL}$	1.724	2.338	2.973	3.659	4.193
<b>ON94</b>	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.904	2.612	3.382	4.068	4.826
<b>ON96</b>	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	1.361	2.040	2.740	3.396	4.088
	To: Q	$t_{PHL}$	1.329	2.005	2.451	2.815	3.173

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ONAx is a family of OR-NAND circuits consisting of two 3-input OR gates and a direct input into a 3-input NAND gate.

Logic Symbol	Truth Table																																								
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr><tr><td colspan="7">All other combinations</td><td>L</td></tr></tbody></table>	A	B	C	D	E	F	G	Q	L	L	L	X	X	X	X	H	X	X	X	L	L	L	X	H	X	X	X	X	X	X	X	L	All other combinations							L
A	B	C	D	E	F	G	Q																																		
L	L	L	X	X	X	X	H																																		
X	X	X	L	L	L	X	H																																		
X	X	X	X	X	X	X	L																																		
All other combinations							L																																		

### HDL Syntax

Verilog ..... ONAx *inst\_name* (Q, A, B, C, D, E, F, G);

VHDL ..... *inst\_name*: ONAx port map (Q, A, B, C, D, E, F, G);

### Pin Loading

Pin Name	Equivalent Loads		
	ONA2	ONA4	ONA6
A	1.0	1.0	1.9
B	1.0	1.0	1.9
C	1.0	1.0	1.8
D	1.0	1.1	1.9
E	1.0	1.0	1.9
F	1.0	1.0	1.8
G	1.0	1.0	1.9

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
ONA2	4.2	1.951	9.8
ONA4	4.2	2.125	11.0
ONA6	5.0	4.067	19.8

a. See page 2-13 for power equation.

**Propagation Delays (ns)**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.892	2.562	3.402	4.410	5.250
ONA2	To: Q	$t_{PHL}$	1.728	2.365	2.995	3.660	4.169
	Number of Equivalent Loads		1	10	20	29	39 (max)
ONA4	From: Any Input	$t_{PLH}$	1.899	2.624	3.394	4.072	4.817
	To: Q	$t_{PHL}$	1.797	2.462	2.948	3.344	3.789
ONA6	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	1.350	2.004	2.731	3.434	4.185
	To: Q	$t_{PHL}$	1.361	2.000	2.422	2.765	3.095

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ONBx is a family of OR-NAND circuits consisting of three 2-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth Table																																			
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>Q</th></tr></thead><tbody><tr><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr><tr><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr><tr><td colspan="6">All other combinations</td><td>L</td></tr></tbody></table>	A	B	C	D	E	F	Q	L	L	X	X	X	X	H	X	X	L	L	X	X	H	X	X	X	X	L	L	H	All other combinations						L
A	B	C	D	E	F	Q																														
L	L	X	X	X	X	H																														
X	X	L	L	X	X	H																														
X	X	X	X	L	L	H																														
All other combinations						L																														

### HDL Syntax

Verilog ..... ONBx *inst\_name* (Q, A, B, C, D, E, F);  
VHDL ..... *inst\_name*: ONBx port map (Q, A, B, C, D, E, F)

### Pin Loading

Pin Name	Equivalent Loads		
	ONB2	ONB4	ONB6
A	1.1	1.0	1.9
B	1.0	1.0	1.8
C	1.1	1.0	1.9
D	1.0	1.0	1.8
E	1.1	1.0	1.9
F	1.1	1.0	1.9

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
ONB2	3.8	1.793	9.1
ONB4	3.8	1.967	10.1
ONB6	4.5	3.771	18.2

a. See page 2-13 for power equation.

**Propagation Delays (ns)**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.422	2.155	2.995	3.956	4.733
ONB2	To: Q	$t_{PHL}$	1.685	2.274	2.912	3.617	4.175
	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	1.442	2.122	2.861	3.534	4.289
ONB4	To: Q	$t_{PHL}$	1.678	2.301	2.836	3.267	3.712
	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.997	1.726	2.414	3.064	3.747
ONB6	To: Q	$t_{PHL}$	1.296	1.972	2.398	2.752	3.097

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ONCx is a family of OR-NAND circuits consisting of one 3-input OR gate and two 2-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth Table																																								
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="7">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	Q	L	L	L	X	X	X	X	H	X	X	X	L	L	X	X	H	X	X	X	X	X	L	L	H	All other combinations							L
A	B	C	D	E	F	G	Q																																		
L	L	L	X	X	X	X	H																																		
X	X	X	L	L	X	X	H																																		
X	X	X	X	X	L	L	H																																		
All other combinations							L																																		

### HDL Syntax

Verilog ..... ONCx *inst\_name* (Q, A, B, C, D, E, F, G);  
 VHDL..... *inst\_name*: ONCx port map (Q, A, B, C, D, E, F, G);

### Pin Loading

Pin Name	Equivalent Loads		
	ONC2	ONC4	ONC6
A	1.0	1.0	1.9
B	1.0	1.0	1.9
C	1.0	1.0	1.8
D	1.0	1.0	1.9
E	1.0	1.0	1.8
F	1.0	1.0	1.9
G	1.0	1.0	1.9

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
ONC2	4.0	1.947	9.4
ONC4	4.0	2.124	10.8
ONC6	4.8	4.070	19.2

a. See page 2-13 for power equation.

**Propagation Delays (ns)**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.878	2.583	3.424	4.408	5.213
ONC2	To: Q	$t_{PHL}$	1.719	2.363	2.991	3.645	4.144
	Number of Equivalent Loads		1	10	20	29	39 (max)
ONC4	From: Any Input	$t_{PLH}$	1.870	2.563	3.332	4.025	4.795
	To: Q	$t_{PHL}$	1.758	2.433	2.955	3.358	3.762
ONC6	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	1.326	2.043	2.737	3.371	4.049
	To: Q	$t_{PHL}$	1.282	1.963	2.410	2.760	3.087

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ONDx is a family of OR-NAND circuits consisting of two 3-input OR gates and one 2-input OR gate into a 3-input NAND gate.

Logic Symbol	Truth Table																																													
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr> <td align="center" colspan="8">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	H	Q	L	L	L	X	X	X	X	X	H	X	X	X	L	L	L	X	X	H	X	X	X	X	X	X	X	L	H	All other combinations								L
A	B	C	D	E	F	G	H	Q																																						
L	L	L	X	X	X	X	X	H																																						
X	X	X	L	L	L	X	X	H																																						
X	X	X	X	X	X	X	L	H																																						
All other combinations								L																																						

### HDL Syntax

Verilog ..... ONDx *inst\_name* (Q, A, B, C, D, E, F, G, H);

VHDL..... *inst\_name*: ONDx port map (Q, A, B, C, D, E, F, G, H);

### Pin Loading

Pin Name	Equivalent Loads		
	OND2	OND4	OND6
A	1.0	1.0	1.9
B	1.0	1.0	1.9
C	1.0	1.0	1.8
D	1.1	1.1	1.9
E	1.0	1.0	1.9
F	1.0	1.0	1.8
G	1.0	1.0	1.9
H	1.0	1.0	1.9

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
OND2	4.5	2.111	10.1
OND4	4.5	2.285	11.4
OND6	5.0	4.369	20.4

a. See page 2-13 for power equation.

**Propagation Delays (ns)**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.895	2.608	3.450	4.429	5.228
OND2	To: Q	$t_{PHL}$	1.735	2.329	2.966	3.667	4.220
	Number of Equivalent Loads		1	10	20	29	39 (max)
OND4	From: Any Input	$t_{PLH}$	1.915	2.620	3.389	4.075	4.833
	To: Q	$t_{PHL}$	1.759	2.423	2.959	3.372	3.783
OND6	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	1.348	2.089	2.765	3.412	4.099
	To: Q	$t_{PHL}$	1.471	2.087	2.481	2.830	3.199

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

ONEx is a family of OR-NAND circuits consisting of three 3-input OR gates into a 3-input NAND gate.

Logic Symbol	Truth Table																																																		
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>D</th><th>E</th><th>F</th><th>G</th><th>H</th><th>I</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>L</td><td>X</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr> <td colspan="9">All other combinations</td><td>L</td></tr> </tbody> </table>	A	B	C	D	E	F	G	H	I	Q	L	L	L	X	X	X	X	X	X	H	X	X	X	L	L	L	X	X	X	H	X	X	X	X	X	X	X	L	L	H	All other combinations									L
A	B	C	D	E	F	G	H	I	Q																																										
L	L	L	X	X	X	X	X	X	H																																										
X	X	X	L	L	L	X	X	X	H																																										
X	X	X	X	X	X	X	L	L	H																																										
All other combinations									L																																										

### HDL Syntax

Verilog ..... ONEx *inst\_name* (Q, A, B, C, D, E, F, G, H, I);

VHDL ..... *inst\_name*: ONEx port map (Q, A, B, C, D, E, F, G, H, I);

### Pin Loading

Pin Name	Equivalent Loads		
	ONE2	ONE4	ONE6
A	1.0	1.0	1.9
B	1.0	1.0	1.9
C	1.0	1.0	1.8
D	1.1	1.1	1.9
E	1.0	1.0	1.9
F	1.0	1.0	1.8
G	1.0	1.0	1.9
H	1.0	1.0	1.9
I	1.0	1.0	1.9

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
ONE2	4.8	2.265	10.5
ONE4	4.8	2.439	11.7
ONE6	5.5	4.673	21.1

a. See page 2-13 for power equation.

**Propagation Delays (ns)**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: Any Input	$t_{PLH}$	1.889	2.545	3.383	4.400	5.254
ONE2	To: Q	$t_{PHL}$	1.719	2.314	2.950	3.649	4.200
	Number of Equivalent Loads		1	10	20	29	39 (max)
ONE4	From: Any Input	$t_{PLH}$	1.896	2.653	3.420	4.083	4.800
	To: Q	$t_{PHL}$	1.758	2.426	2.951	3.357	3.767
ONE6	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	1.364	2.074	2.764	3.405	4.082
	To: Q	$t_{PHL}$	1.382	1.969	2.381	2.735	3.078

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

OR2x is a family of 2-input gates which perform the logical OR function.

Logic Symbol	Truth Table															
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	H	H	L	H	H	H	H
A	B	Q														
L	L	L														
L	H	H														
H	L	H														
H	H	H														

### HDL Syntax

Verilog ..... OR2x *inst\_name* (Q, A, B);

VHDL..... *inst\_name*: OR2x port map (Q, A, B);

### Pin Loading

Pin Name	Equivalent Loads			
	OR21	OR22	OR24	OR26
A	1.0	1.0	1.9	1.9
B	1.0	1.0	1.9	1.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	$EQL_{pd}$ (Eq-load)
OR21	1.2	0.570	2.4
OR22	1.5	0.747	3.5
OR24	1.8	1.420	6.3
OR26	2.0	1.781	9.1

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


Number of Equivalent Loads		1	5	10	16	21 (max)
<b>OR21</b>	From: Any Input	$t_{PLH}$	0.756	1.427	2.246	3.234
	To: Q	$t_{PHL}$	0.908	1.450	2.027	2.676
Number of Equivalent Loads		1	10	20	29	39 (max)
<b>OR22</b>	From: Any Input	$t_{PLH}$	0.708	1.423	2.200	2.893
	To: Q	$t_{PHL}$	0.953	1.573	2.035	2.408
Number of Equivalent Loads		1	19	38	56	75 (max)
<b>OR24</b>	From: Any Input	$t_{PLH}$	0.461	1.162	1.855	2.501
	To: Q	$t_{PHL}$	0.816	1.288	1.644	1.955
Number of Equivalent Loads		1	28	56	84	112 (max)
<b>OR26</b>	From: Any Input	$t_{PLH}$	0.619	1.306	1.959	2.635
	To: Q	$t_{PHL}$	0.808	1.458	1.819	2.159

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

OR3x is a family of 3-input gates which perform the logical OR function.

Logic Symbol	Truth Table																				
	<table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td><td>L</td><td>L</td></tr> <tr> <td>H</td><td>X</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>H</td><td>X</td><td>H</td></tr> <tr> <td>X</td><td>X</td><td>H</td><td>H</td></tr> </tbody> </table>	A	B	C	Q	L	L	L	L	H	X	X	H	X	H	X	H	X	X	H	H
A	B	C	Q																		
L	L	L	L																		
H	X	X	H																		
X	H	X	H																		
X	X	H	H																		

Core Logic

### HDL Syntax

Verilog ..... OR3x *inst\_name* (Q, A, B);

VHDL..... *inst\_name*: OR3x port map (Q, A, B);

### Pin Loading

Pin Name	Equivalent Loads			
	OR31	OR32	OR34	OR36
A	1.0	1.0	1.8	3.0
B	1.0	1.0	1.8	3.0
C	1.0	1.0	1.9	2.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
OR31	1.5	0.724	3.0
OR32	1.5	0.898	4.2
OR34	2.0	1.719	7.6
OR36	3.5	2.595	11.2

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process


	Number of Equivalent Loads		1	5	10	16	21 (max)
OR31	From: Any Input	$t_{PLH}$	0.821	1.509	2.333	3.322	4.165
	To: Q	$t_{PHL}$	1.300	1.921	2.549	3.220	3.740
OR32	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	0.804	1.506	2.278	2.971	3.738
OR34	To: Q	$t_{PHL}$	1.326	1.999	2.524	2.942	3.380
OR36	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.534	1.251	1.939	2.597	3.314
	To: Q	$t_{PHL}$	1.071	1.717	2.140	2.495	2.849
OR36	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Input	$t_{PLH}$	0.523	1.235	1.888	2.572	3.264
	To: Q	$t_{PHL}$	0.856	1.527	1.971	2.318	2.653

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

OR4x is a family of 4-input gate which performs the logical OR function.

Logic Symbol	Truth Table																														
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>D</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>H</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>H</td> <td>X</td> <td>H</td> </tr> <tr> <td>X</td> <td>X</td> <td>X</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	C	D	Q	L	L	L	L	L	H	X	X	X	H	X	H	X	X	H	X	X	H	X	H	X	X	X	H	H
A	B	C	D	Q																											
L	L	L	L	L																											
H	X	X	X	H																											
X	H	X	X	H																											
X	X	H	X	H																											
X	X	X	H	H																											

### HDL Syntax

Verilog ..... OR4x *inst\_name* (Q, A, B, C, D);

VHDL..... *inst\_name*: OR4x port map (Q, A, B, C, D);

### Pin Loading

Pin Name	Equivalent Loads			
	OR41	OR42	OR44	OR46
A	1.1	1.1	2.9	2.8
B	1.1	1.1	2.8	2.9
C	1.1	1.1	2.9	2.9
D	1.1	1.1	3.0	2.9

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
OR41	2.0	0.851	3.4
OR42	2.0	1.025	4.7
OR44	3.2	2.554	9.4
OR46	3.5	2.919	12.3

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
OR41	From: Any Input	$t_{PLH}$	0.893	1.576	2.414	3.407	4.229
	To: Q	$t_{PHL}$	1.543	2.251	2.930	3.632	4.164
OR42	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: Any Input	$t_{PLH}$	0.914	1.615	2.371	3.052	3.813
OR44	To: Q	$t_{PHL}$	1.578	2.340	2.916	3.356	3.794
OR46	Number of Equivalent Loads		1	19	38	56	75 (max)
	From: Any Input	$t_{PLH}$	0.526	1.237	1.911	2.551	3.266
	To: Q	$t_{PHL}$	0.911	1.622	2.048	2.418	2.770
OR46	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: Any Input	$t_{PLH}$	0.501	1.174	1.845	2.516	3.199
	To: Q	$t_{PHL}$	1.077	1.789	2.246	2.627	2.965

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Description

SLF00x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low.

Logic Symbol	Truth Table					
	C	D	SD	SE	SCE	Q
↑	H	X	L	L	H	
↑	L	X	L	L	L	
↑	X	H	H	L	H	
↑	X	L	H	L	L	
L	X	X	X	L	NC	
L	H	X	L	H	H	
L	L	X	L	H	L	
L	X	H	H	H	H	
L	X	L	H	H	L	
H	X	X	X	H	NC	

NC = No Change

### HDL Syntax

Verilog ..... SLF00x *inst\_name* (Q, C, D, SCE, SD, SE);

VHDL ..... *inst\_name*: SLF00x port map (Q, C, D, SCE, SD, SE);

### Pin Loading

Pin Name	Equivalent Loads			
	SLF001	SLF002	SLF004	SLF006
C	1.0	1.1	1.1	1.0
D	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.3	2.3	2.3	2.3
SCE	1.0	1.1	1.0	1.1

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
SLF001	7.2	2.592	13.7
SLF002	7.8	2.965	17.1
SLF004	8.2	3.335	19.9
SLF006	8.5	3.679	22.0

a. See page 2-13 for power equation.

**Propagation Delays (ns)**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.84 4.23	3.60 4.75	4.45 5.38	5.41 6.12	6.18 6.74
SLF001	From: D To: Q	$t_{PLH}$ $t_{PHL}$	2.67 3.83	3.39 4.39	4.25 5.02	5.24 5.74	6.05 6.32
	From: SCE To: Q	$t_{PLH}$ $t_{PHL}$	1.80 1.77	2.50 2.39	3.35 3.01	4.36 3.69	5.18 4.21
	From: SD To: Q	$t_{PLH}$ $t_{PHL}$	2.66 3.79	3.37 4.40	4.22 5.03	5.22 5.71	6.04 6.23
	From: SE To: Q	$t_{PLH}$ $t_{PHL}$	2.92 4.22	3.62 4.83	4.48 5.46	5.48 6.13	6.31 6.66
	Number of Equivalent Loads		1	10	20	29	39 (max)
SLF002	From: C To: Q	$t_{PLH}$ $t_{PHL}$	2.83 4.02	3.52 4.57	4.28 5.05	4.98 5.44	5.75 5.84
	From: D To: Q	$t_{PLH}$ $t_{PHL}$	2.64 3.68	3.40 4.31	4.17 4.76	4.83 5.10	5.55 5.42
	From: SCE To: Q	$t_{PLH}$ $t_{PHL}$	1.75 1.43	2.41 2.01	3.18 2.49	3.87 2.87	4.66 3.26
	From: SD To: Q	$t_{PLH}$ $t_{PHL}$	2.53 3.55	3.33 3.95	4.10 4.43	4.74 4.88	5.41 5.39
	From: SE To: Q	$t_{PLH}$ $t_{PHL}$	2.93 4.03	3.55 4.53	4.31 5.02	5.03 5.43	5.86 5.87

## AMI500MXSC 0.5 micron CMOS Standard Cell

	Number of Equivalent Loads		1	19	38	56	75 (max)
SLF004	From: C	$t_{PLH}$	2.88	3.73	4.39	5.01	5.63
	To: Q	$t_{PHL}$	4.18	4.77	5.11	5.38	5.64
	From: D	$t_{PLH}$	2.71	3.36	4.00	4.61	5.25
	To: Q	$t_{PHL}$	3.70	4.22	4.56	4.84	5.13
	From: SCE	$t_{PLH}$	1.83	2.48	3.16	3.82	4.50
SLF006	To: Q	$t_{PHL}$	1.51	2.12	2.52	2.86	3.19
	From: SD	$t_{PLH}$	2.70	3.42	4.08	4.73	5.49
	To: Q	$t_{PHL}$	3.67	4.26	4.62	4.90	5.15
	From: SE	$t_{PLH}$	2.87	3.77	4.48	5.08	5.66
	To: Q	$t_{PHL}$	4.15	4.68	5.08	5.41	5.74
	Number of Equivalent Loads		1	28	56	84	112 (max)
SLF006	From: C	$t_{PLH}$	2.99	3.74	4.44	5.11	5.76
	To: Q	$t_{PHL}$	4.14	4.93	5.29	5.59	5.85
	From: D	$t_{PLH}$	2.81	3.62	4.30	4.97	5.64
	To: Q	$t_{PHL}$	3.89	4.67	5.02	5.27	5.49
	From: SCE	$t_{PLH}$	1.77	2.55	3.24	3.90	4.56
SLF006	To: Q	$t_{PHL}$	1.92	2.43	2.76	3.12	3.53
	From: SD	$t_{PLH}$	2.78	3.55	4.23	4.86	5.46
	To: Q	$t_{PHL}$	3.77	4.33	4.73	5.10	5.46
	From: SE	$t_{PLH}$	3.08	3.71	4.39	5.08	5.77
	To: Q	$t_{PHL}$	4.28	4.85	5.30	5.70	6.08

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Timing Constraints**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			SLF001	SLF002	SLF004	SLF006
Min C Width	High	$t_w$	2.51	2.56	2.69	2.80
Min C Width	Low	$t_w$	2.80	2.92	2.93	2.93
Min D Setup		$t_{su}$	2.40	2.52	2.52	2.52
Min D Hold		$t_h$	0.46	0.46	0.46	0.46
Min SD Setup		$t_{su}$	2.40	2.52	2.52	2.52
Min SD Hold		$t_h$	0.46	0.46	0.46	0.46
Min SE Setup		$t_{su}$	2.74	2.86	2.86	2.87
Min SE Hold		$t_h$	0.46	0.46	0.46	0.46
Min SCE Setup		$t_{su}$	1.69	1.74	1.86	1.99
Min SCE Hold		$t_h$	2.80	2.92	2.93	2.93

## AMI500MXSC 0.5 micron CMOS Standard Cell


### Logic Schematic

Core Logic



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

SLF01x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. RESET is asynchronous and active low.

Logic Symbol		Truth Table																																																																																										
		<table border="1"> <thead> <tr> <th>RN</th><th>C</th><th>D</th><th>SD</th><th>SE</th><th>SCE</th><th>Q</th></tr> </thead> <tbody> <tr><td>H</td><td>↑</td><td>H</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>↑</td><td>L</td><td>X</td><td>L</td><td>L</td><td>L</td></tr> <tr><td>H</td><td>↑</td><td>X</td><td>H</td><td>H</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>↑</td><td>X</td><td>L</td><td>H</td><td>L</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>X</td><td>X</td><td>X</td><td>L</td><td>NC</td></tr> <tr><td>H</td><td>L</td><td>H</td><td>X</td><td>L</td><td>H</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>L</td><td>X</td><td>L</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>X</td><td>H</td><td>H</td><td>H</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>X</td><td>L</td><td>H</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>H</td><td>X</td><td>X</td><td>X</td><td>H</td><td>NC</td></tr> <tr><td>L</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>L</td></tr> </tbody> </table>							RN	C	D	SD	SE	SCE	Q	H	↑	H	X	L	L	H	H	↑	L	X	L	L	L	H	↑	X	H	H	L	H	H	↑	X	L	H	L	L	H	L	X	X	X	L	NC	H	L	H	X	L	H	H	H	L	L	X	L	H	L	H	L	X	H	H	H	H	H	L	X	L	H	H	L	H	H	X	X	X	H	NC	L	X	X	X	X	X	L
RN	C	D	SD	SE	SCE	Q																																																																																						
H	↑	H	X	L	L	H																																																																																						
H	↑	L	X	L	L	L																																																																																						
H	↑	X	H	H	L	H																																																																																						
H	↑	X	L	H	L	L																																																																																						
H	L	X	X	X	L	NC																																																																																						
H	L	H	X	L	H	H																																																																																						
H	L	L	X	L	H	L																																																																																						
H	L	X	H	H	H	H																																																																																						
H	L	X	L	H	H	L																																																																																						
H	H	X	X	X	H	NC																																																																																						
L	X	X	X	X	X	L																																																																																						
NC = No Change																																																																																												

**Core Logic**
**HDL Syntax**

Verilog ..... SLF01x *inst\_name* (Q, C, D, RN, SCE, SD, SE);

VHDL ..... *inst\_name*: SLF01x port map (Q, C, D, RN, SCE, SD, SE);

**Pin Loading**

Pin Name	Equivalent Loads			
	SLF011	SLF012	SLF014	SLF016
C	1.1	1.1	1.1	1.1
D	1.0	1.0	1.0	1.1
RN	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.0
SE	2.3	2.3	2.3	2.3
SCE	1.1	1.1	1.1	1.1

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
SLF011	8.2	3.276	19.1
SLF012	8.8	3.481	21.1
SLF014	9.0	3.825	23.1
SLF016	9.0	4.515	28.5

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
SLF011	From: C	$t_{PLH}$	3.55	4.17	5.02	6.08	6.99
	To: Q	$t_{PHL}$	4.81	5.53	6.14	6.73	7.16
	From: D	$t_{PLH}$	3.31	3.95	4.80	5.85	6.75
	To: Q	$t_{PHL}$	4.40	5.13	5.73	6.30	6.72
	From: RN	$t_{PLH}$	2.59	3.35	4.21	5.18	5.96
	To: Q	$t_{PHL}$	2.60	3.26	3.88	4.52	5.00
SLF012	From: SCE	$t_{PLH}$	1.94	2.71	3.56	4.53	5.30
	To: Q	$t_{PHL}$	1.91	2.59	3.22	3.86	4.33
	From: SD	$t_{PLH}$	3.27	4.03	4.89	5.86	6.64
	To: Q	$t_{PHL}$	4.19	4.77	5.42	6.15	6.73
	From: SE	$t_{PLH}$	3.54	4.24	5.10	6.11	6.95
	To: Q	$t_{PHL}$	4.66	5.30	5.94	6.62	7.15
Number of Equivalent Loads		1	10	20	29	39 (max)	
SLF012	From: C	$t_{PLH}$	3.31	4.13	4.90	5.53	6.20
	To: Q	$t_{PHL}$	4.25	4.86	5.33	5.68	6.03
	From: D	$t_{PLH}$	3.14	3.97	4.73	5.36	6.03
	To: Q	$t_{PHL}$	3.95	4.33	4.81	5.27	5.80
	From: RN	$t_{PLH}$	2.73	3.45	4.22	4.90	5.66
	To: Q	$t_{PHL}$	4.27	5.24	6.00	6.59	7.18
SLF012	From: SCE	$t_{PLH}$	1.78	2.56	3.33	3.98	4.68
	To: Q	$t_{PHL}$	1.45	2.02	2.52	2.93	3.35
	From: SD	$t_{PLH}$	3.15	3.89	4.66	5.34	6.08
	To: Q	$t_{PHL}$	3.75	4.19	4.68	5.11	5.60
	From: SE	$t_{PLH}$	3.40	4.11	4.88	5.58	6.34
	To: Q	$t_{PHL}$	4.28	4.88	5.34	5.71	6.07

# SLF01x



## AMI500MXSC 0.5 micron CMOS Standard Cell

Core Logic

	Number of Equivalent Loads		1	19	38	56	75 (max)
SLF014	From: C	$t_{PLH}$	3.47	4.18	4.86	5.47	6.10
	To: Q	$t_{PHL}$	4.39	4.98	5.38	5.70	6.00
	From: D	$t_{PLH}$	3.23	3.86	4.63	5.36	6.11
	To: Q	$t_{PHL}$	3.92	4.57	4.98	5.32	5.66
	From: RN	$t_{PLH}$	2.51	3.34	4.05	4.67	5.28
	To: Q	$t_{PHL}$	4.96	6.12	6.73	7.22	7.73
SLF016	From: SCE	$t_{PLH}$	1.79	2.61	3.35	4.00	4.66
	To: Q	$t_{PHL}$	1.49	2.12	2.60	2.91	3.29
	From: SD	$t_{PLH}$	3.18	3.90	4.59	5.23	5.88
	To: Q	$t_{PHL}$	3.85	4.42	4.80	5.10	5.39
	From: SE	$t_{PLH}$	3.43	4.18	4.84	5.49	6.26
	To: Q	$t_{PHL}$	4.37	4.96	5.37	5.71	6.03
	Number of Equivalent Loads		1	28	56	84	112 (max)
SLF016	From: C	$t_{PLH}$	4.71	5.32	5.93	6.52	7.10
	To: Q	$t_{PHL}$	5.46	5.63	5.94	6.35	6.83
	From: D	$t_{PLH}$	4.40	4.89	5.58	6.33	7.12
	To: Q	$t_{PHL}$	4.97	5.40	5.70	5.97	6.22
	From: RN	$t_{PLH}$	3.70	4.29	4.97	5.67	6.36
	To: Q	$t_{PHL}$	1.68	2.17	2.53	2.83	3.11
	From: SCE	$t_{PLH}$	3.30	3.87	4.45	5.04	5.63
SLF016	To: Q	$t_{PHL}$	2.48	2.97	3.29	3.57	3.83
	From: SD	$t_{PLH}$	4.37	5.11	5.72	6.28	6.82
	To: Q	$t_{PHL}$	4.84	5.24	5.52	5.77	5.99
	From: SE	$t_{PLH}$	4.70	5.48	6.08	6.62	7.11
	To: Q	$t_{PHL}$	5.36	5.72	6.02	6.29	6.54

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Timing Constraints**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			SLF011	SLF012	SLF014	SLF016
Min C Width	High	$t_w$	2.94	2.79	2.92	3.16
Min C Width	Low	$t_w$	3.22	3.10	3.10	3.22
Min RN Width	Low	$t_w$	1.91	2.77	2.77	1.92
Min D Setup		$t_{su}$	2.70	2.70	2.70	2.69
Min D Hold		$t_h$	0.47	0.46	0.46	0.47
Min SD Setup		$t_{su}$	2.70	2.70	2.70	2.69
Min SD Hold		$t_h$	0.47	0.46	0.46	0.47
Min SE Setup		$t_{su}$	3.05	3.05	3.05	3.05
Min SE Hold		$t_h$	0.47	0.46	0.46	0.47
Min SCE Setup		$t_{su}$	2.07	1.96	2.10	2.30
Min SCE Hold		$t_h$	3.22	3.10	3.10	3.22
Min RN Setup		$t_{su}$	1.21	1.32	1.32	1.23
Min RN Hold		$t_h$	1.05	1.59	1.59	1.04

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Logic Schematic



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

SLF02x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. SET is asynchronous and active low.

Logic Symbol		Truth Table						
		SN	C	D	SD	SE	SCE	Q
		H	↑	H	X	L	L	H
		H	↑	L	X	L	L	L
		H	↑	X	H	H	L	H
		H	↑	X	L	H	L	L
		H	L	X	X	X	L	NC
		H	L	H	X	L	H	H
		H	L	L	X	L	H	L
		H	L	X	H	H	H	H
		H	L	X	L	H	H	L
		H	H	X	X	X	H	NC
		L	X	X	X	X	X	H

NC = No Change

**Core Logic**
**HDL Syntax**

Verilog ..... SLF02x *inst\_name* (Q, C, D, SCE, SD, SE, SN);

VHDL ..... *inst\_name*:SLF02x port map (Q, C, D, SCE, SD, SE, SN);

**Pin Loading**

Pin Name	Equivalent Loads			
	SLF021	SLF022	SLF024	SLF026
C	1.1	1.1	1.1	1.1
D	1.1	1.1	1.1	1.1
SD	1.0	1.0	1.0	1.0
SE	2.3	2.3	2.3	2.3
SCE	1.1	1.1	1.1	1.1
SN	2.2	2.2	2.2	2.2

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
SLF021	7.8	2.912	16.2
SLF022	8.2	3.040	18.2
SLF024	8.5	3.385	20.2
SLF026	8.8	3.914	23.7

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	5	10	16	21 (max)
SLF021	From: C	$t_{PLH}$	3.08	3.68	4.52	5.59	6.52
	To: Q	$t_{PHL}$	5.02	5.73	6.35	6.95	7.40
	From: D	$t_{PLH}$	2.83	3.58	4.43	5.41	6.20
	To: Q	$t_{PHL}$	4.58	5.14	5.79	6.53	7.13
	From: SCE	$t_{PLH}$	1.93	2.61	3.47	4.48	5.33
	To: Q	$t_{PHL}$	1.86	2.51	3.15	3.83	4.34
SLF022	From: SD	$t_{PLH}$	2.82	3.50	4.36	5.38	6.23
	To: Q	$t_{PHL}$	4.43	5.00	5.64	6.38	6.98
	From: SE	$t_{PLH}$	3.09	3.73	4.57	5.62	6.52
	To: Q	$t_{PHL}$	4.92	5.52	6.17	6.88	7.45
	From: SN	$t_{PLH}$	1.71	2.42	3.28	4.27	5.09
	To: Q	$t_{PHL}$	2.36	3.01	3.75	4.58	5.25
	Number of Equivalent Loads		1	10	20	29	39 (max)
SLF022	From: C	$t_{PLH}$	3.02	3.68	4.45	5.15	5.94
	To: Q	$t_{PHL}$	4.27	4.86	5.33	5.70	6.08
	From: D	$t_{PLH}$	2.84	3.54	4.31	4.99	5.75
	To: Q	$t_{PHL}$	4.00	4.56	5.04	5.43	5.83
	From: SCE	$t_{PLH}$	1.78	2.48	3.25	3.93	4.69
	To: Q	$t_{PHL}$	1.47	2.02	2.50	2.88	3.28
SLF022	From: SD	$t_{PLH}$	2.81	3.56	4.33	4.99	5.70
	To: Q	$t_{PHL}$	3.83	4.34	4.83	5.24	5.68
	From: SE	$t_{PLH}$	3.07	3.87	4.63	5.27	5.95
	To: Q	$t_{PHL}$	4.28	4.79	5.28	5.70	6.13
	From: SN	$t_{PLH}$	2.92	3.89	4.73	5.40	6.09
	To: Q	$t_{PHL}$	1.88	2.52	3.07	3.51	3.97

# SLF02x



## AMI500MXSC 0.5 micron CMOS Standard Cell

Core Logic

	Number of Equivalent Loads		1	19	38	56	75 (max)
SLF024	From: C	$t_{PLH}$	3.07	3.71	4.46	5.19	5.99
	To: Q	$t_{PHL}$	4.38	4.93	5.36	5.67	5.93
	From: D	$t_{PLH}$	2.85	3.61	4.38	5.10	5.85
	To: Q	$t_{PHL}$	3.91	4.68	5.17	5.54	5.89
	From: SCE	$t_{PLH}$	1.85	2.59	3.32	3.99	4.68
	To: Q	$t_{PHL}$	1.48	2.05	2.48	2.82	3.15
SLF026	From: SD	$t_{PLH}$	2.78	3.54	4.34	5.06	5.78
	To: Q	$t_{PHL}$	3.90	4.44	4.85	5.18	5.51
	From: SE	$t_{PLH}$	3.00	3.72	4.48	5.21	5.97
	To: Q	$t_{PHL}$	4.37	4.97	5.30	5.54	5.77
	From: SN	$t_{PLH}$	3.45	4.42	5.26	5.97	6.64
	To: Q	$t_{PHL}$	1.86	2.55	3.07	3.50	3.91
	Number of Equivalent Loads		1	28	56	84	112 (max)
SLF026	From: C	$t_{PLH}$	3.74	4.37	4.99	5.60	6.19
	To: Q	$t_{PHL}$	5.15	5.55	5.82	6.09	6.36
	From: D	$t_{PLH}$	3.43	4.06	4.74	5.42	6.12
	To: Q	$t_{PHL}$	4.84	5.02	5.29	5.60	5.94
	From: SCE	$t_{PLH}$	2.50	3.26	3.92	4.54	5.14
	To: Q	$t_{PHL}$	2.44	2.88	3.16	3.47	3.84
	From: SD	$t_{PLH}$	3.49	4.19	4.84	5.46	6.06
SLF026	To: Q	$t_{PHL}$	4.63	4.99	5.28	5.53	5.77
	From: SE	$t_{PLH}$	3.83	4.46	5.08	5.72	6.38
	To: Q	$t_{PHL}$	5.16	5.43	5.74	6.06	6.39
	From: SN	$t_{PLH}$	1.25	1.94	2.63	3.30	3.97
	To: Q	$t_{PHL}$	2.57	3.19	3.57	3.90	4.22

Delay will vary with input conditions. See page 2-15 for interconnect estimates.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Timing Constraints**


 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			SLF021	SLF022	SLF024	SLF026
Min C Width	High	$t_w$	2.85	2.69	2.80	2.74
Min C Width	Low	$t_w$	3.41	3.11	3.10	2.98
Min SN Width	Low	$t_w$	1.25	2.14	2.13	1.95
Min D Setup		$t_{su}$	2.89	2.71	2.70	2.58
Min D Hold		$t_h$	0.47	0.46	0.46	0.46
Min SD Setup		$t_{su}$	2.89	2.71	2.70	2.58
Min SD Hold		$t_h$	0.47	0.46	0.46	0.46
Min SE Setup		$t_{su}$	3.24	3.06	3.06	2.93
Min SE Hold		$t_h$	0.47	0.46	0.46	0.46
Min SCE Setup		$t_{su}$	2.01	1.86	1.98	1.91
Min SCE Hold		$t_h$	3.41	3.11	3.10	2.98
Min SN Setup		$t_{su}$	0.71	0.66	0.67	0.57
Min SN Hold		$t_h$	1.49	1.91	1.91	1.92

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Logic Schematic

Core Logic



**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

SLF03x is a family of static, master-slave, multiplexed scan latch, D flip-flops. When SCE is low it is a D flip-flop with the output buffered and changes state on the rising edge of the clock. When SCE is high it is a D latch that is transparent when C is low. SET and RESET are asynchronous and active low.

Logic Symbol		Truth Table							
		RN	SN	C	D	SD	SE	SCE	Q
		H	H	↑	H	X	L	L	H
		H	H	↑	L	X	L	L	L
		H	H	↑	X	H	H	L	H
		H	H	↑	X	L	H	L	L
		H	H	L	X	X	X	L	NC
		H	H	L	H	X	L	H	H
		H	H	L	L	X	L	H	L
		H	H	L	X	H	H	H	H
		H	H	L	X	L	H	H	L
		H	H	H	X	X	X	H	NC
		H	L	X	X	X	X	X	H
		L	X	X	X	X	X	X	L

NC = No Change

**Core Logic**
**HDL Syntax**

Verilog ..... SLF03x *inst\_name* (Q, C, D, RN, SCE, SD, SE, SN);  
 VHDL ..... *inst\_name*: SLF03x port map (Q, C, D, RN, SCE, SD, SE, SN);

**Pin Loading**

Pin Name	Equivalent Loads			
	SLF031	SLF032	SLF034	SLF036
C	1.1	1.1	1.1	1.1
D	1.0	1.0	1.0	1.0
RN	1.0	1.0	1.0	1.0
SD	1.0	1.0	1.0	1.1
SE	2.3	2.3	2.3	2.3
SCE	1.1	1.1	1.1	1.0
SN	2.3	2.2	2.3	2.3

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Size And Power Characteristics

Cell	Equivalent Gates	Size And Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
SLF031	8.8	2.905	19.2
SLF032	9.5	3.275	22.9
SLF034	9.8	3.608	24.9
SLF036	10.2	3.978	28.2

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	10	20	29	39 (max)
SLF031	From: C	$t_{PLH}$	3.61	5.09	6.77	8.29	10.00
	To: Q	$t_{PHL}$	4.57	5.97	7.11	8.02	8.94
	From: D	$t_{PLH}$	3.38	4.97	6.65	8.13	9.74
	To: Q	$t_{PHL}$	4.29	5.40	6.58	7.63	8.79
	From: RN	$t_{PLH}$	2.79	4.48	6.16	7.58	9.12
	To: Q	$t_{PHL}$	3.89	5.48	6.79	7.84	8.91
	From: SCE	$t_{PLH}$	1.90	3.49	5.17	6.64	8.26
SLF032	To: Q	$t_{PHL}$	1.85	3.10	4.26	5.24	6.30
	From: SD	$t_{PLH}$	3.38	4.97	6.65	8.13	9.75
	To: Q	$t_{PHL}$	4.10	5.23	6.42	7.46	8.59
	From: SE	$t_{PLH}$	3.67	5.12	6.79	8.34	10.07
	To: Q	$t_{PHL}$	4.61	5.82	7.00	8.00	9.07
	From: SN	$t_{PLH}$	2.47	4.16	5.88	7.36	8.97
	To: Q	$t_{PHL}$	2.26	3.72	5.08	6.21	7.41
	Number of Equivalent Loads		1	10	20	29	39 (max)
SLF032	From: C	$t_{PLH}$	3.79	4.50	5.28	5.97	6.74
	To: Q	$t_{PHL}$	4.49	4.96	5.45	5.88	6.35
	From: D	$t_{PLH}$	3.58	4.31	5.09	5.77	6.52
	To: Q	$t_{PHL}$	4.15	4.67	5.16	5.56	5.99
	From: RN	$t_{PLH}$	2.91	3.65	4.43	5.11	5.85
	To: Q	$t_{PHL}$	4.39	5.45	6.18	6.72	7.25
	From: SCE	$t_{PLH}$	1.80	2.47	3.24	3.94	4.73
SLF032	To: Q	$t_{PHL}$	1.50	2.09	2.57	2.94	3.31
	From: SD	$t_{PLH}$	3.58	4.23	5.01	5.73	6.54
	To: Q	$t_{PHL}$	4.05	4.57	5.06	5.47	5.90
	From: SE	$t_{PLH}$	3.82	4.52	5.29	5.99	6.77
	To: Q	$t_{PHL}$	4.51	5.11	5.58	5.94	6.31
	From: SN	$t_{PLH}$	3.00	3.88	4.74	5.47	6.26
	To: Q	$t_{PHL}$	2.07	2.68	3.23	3.69	4.17

 Core  
Logic

# SLF03x



## AMI500MXSC 0.5 micron CMOS Standard Cell

Core Logic

	Number of Equivalent Loads		1	19	38	56	75 (max)
SLF034	From: C To: Q	$t_{PLH}$ $t_{PHL}$	3.87 4.32	4.58 4.96	5.25 5.46	5.85 5.87	6.45 6.27
	From: D To: Q	$t_{PLH}$ $t_{PHL}$	3.52 4.12	4.27 4.75	4.96 5.14	5.58 5.45	6.21 5.73
	From: RN To: Q	$t_{PLH}$ $t_{PHL}$	3.01 5.02	3.80 6.15	4.44 6.91	5.05 7.50	5.76 8.05
	From: SCE To: Q	$t_{PLH}$ $t_{PHL}$	1.88 1.51	2.58 2.18	3.27 2.62	3.94 2.96	4.69 3.28
	From: SD To: Q	$t_{PLH}$ $t_{PHL}$	3.64 4.05	4.37 4.63	5.02 5.01	5.64 5.35	6.29 5.77
	From: SE To: Q	$t_{PLH}$ $t_{PHL}$	3.75 4.58	4.49 5.17	5.19 5.56	5.81 5.87	6.42 6.15
	From: SN To: Q	$t_{PLH}$ $t_{PHL}$	3.52 2.15	4.45 2.77	5.26 3.15	5.95 3.46	6.64 3.72
SLF036	Number of Equivalent Loads		1	28	56	84	112 (max)
	From: C To: Q	$t_{PLH}$ $t_{PHL}$	4.06 4.67	4.61 5.42	5.26 5.79	5.96 6.07	6.68 6.31
	From: D To: Q	$t_{PLH}$ $t_{PHL}$	3.86 4.46	4.55 5.07	5.24 5.47	5.92 5.81	6.59 6.11
	From: RN To: Q	$t_{PLH}$ $t_{PHL}$	3.16 5.67	4.06 6.85	4.73 7.63	5.33 8.28	5.92 8.86
	From: SCE To: Q	$t_{PLH}$ $t_{PHL}$	1.93 1.62	2.69 2.36	3.39 2.83	4.06 3.21	4.72 3.54
	From: SD To: Q	$t_{PLH}$ $t_{PHL}$	3.77 4.34	4.52 4.99	5.21 5.43	5.91 5.78	6.65 6.08
	From: SE To: Q	$t_{PLH}$ $t_{PHL}$	4.15 4.81	4.97 5.52	5.63 5.88	6.21 6.16	6.76 6.39
	From: SN To: Q	$t_{PLH}$ $t_{PHL}$	4.15 2.27	5.38 3.14	6.15 3.64	6.77 4.04	7.31 4.38

Delay will vary with input conditions. See page 2-15 for interconnect estimates.


**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Timing Constraints**

 Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

From	To	Parameter	Cell			
			SLF031	SLF032	SLF034	SLF036
Min C Width	High	$t_w$	2.89	2.92	3.05	3.13
Min C Width	Low	$t_w$	3.04	3.26	3.23	3.23
Min RN Width	Low	$t_w$	2.80	3.01	2.98	3.01
Min SN Width	Low	$t_w$	1.94	2.17	2.14	2.18
Min D Setup		$t_{su}$	2.64	2.85	2.83	2.87
Min D Hold		$t_h$	0.46	0.46	0.46	0.45
Min RN Setup		$t_{su}$	1.35	1.59	1.57	1.63
Min RN Hold		$t_h$	1.59	1.63	1.61	1.60
Min SCE Setup		$t_{su}$	2.06	2.09	2.22	2.34
Min SCE Hold		$t_h$	3.04	3.26	3.23	3.23
Min SD Setup		$t_{su}$	2.64	2.85	2.83	2.87
Min SD Hold		$t_h$	0.46	0.46	0.46	0.45
Min SE Setup		$t_{su}$	2.99	3.20	3.17	3.22
Min SE Hold		$t_h$	0.46	0.46	0.46	0.45
Min SN Setup		$t_{su}$	0.68	0.81	0.80	0.83
Min SN Hold		$t_h$	1.91	1.93	1.92	1.88

## AMI500MXSC 0.5 micron CMOS Standard Cell

### Logic Schematic



Core Logic

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Description**

TD0x is a family of non-inverting time delays.

Logic Symbol	Truth Table						
	<table border="1"> <thead> <tr> <th>A</th><th>Q</th></tr> </thead> <tbody> <tr> <td>L</td><td>L</td></tr> <tr> <td>H</td><td>H</td></tr> </tbody> </table>	A	Q	L	L	H	H
A	Q						
L	L						
H	H						

**HDL Syntax**

Verilog ..... TD0x *inst\_name* (Q, A);

VHDL..... *inst\_name*: TD0x port map (Q, A);

**Pin Loading**

Pin Name	Equivalent Loads		
	TD02	TD03	TD08
A	1.0	1.0	1.0

**Size And Power Characteristics**

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ\text{C}$ ) (nA)	$EQL_{pd}$ (Eq-load)
TD02	4.2	1.481	12.1
TD03	6.0	1.740	16.1
TD08	11.8	3.573	40.4

a. See page 2-13 for power equation.

**AMI500MXSC 0.5 micron CMOS Standard Cell**
**Propagation Delays (ns)**

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

	Number of Equivalent Loads		1	10	20	29	39 (max)
TD02	From: A	$t_{PLH}$	5.843	6.627	7.382	8.021	8.703
	To: Q	$t_{PHL}$	5.642	6.079	6.514	6.888	7.290
TD03	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: A	$t_{PLH}$	8.919	10.661	12.265	13.595	14.996
TD08	To: Q	$t_{PHL}$	8.840	9.917	10.621	11.127	11.613
	Number of Equivalent Loads		1	10	20	29	39 (max)
	From: A	$t_{PLH}$	24.373	25.345	25.669	25.849	25.996
	To: Q	$t_{PHL}$	24.800	24.883	25.168	25.614	26.333

Delay will vary with input conditions. See page 2-15 for interconnect estimates.



**TDOx**

---

**AMI500MXSC 0.5 micron CMOS Standard Cell**

Core  
Logic