ADC0833

ADC0833 8-Bit Serial I/O A/D Converter with 4-Channel Multiplexer



Literature Number: SNAS533A



ADC0833 8-Bit Serial I/O A/D Converter with 4-Channel Multiplexer

General Description

The ADC0833 series is an 8-bit successive approximation A/D converter with a serial I/O and configurable input multiplexer with 4 channels. The serial I/O is configured to comply with the NSC MICROWIRETM serial data exchange standard for easy interface to the COPSTM family of processors, as well as with standard shift registers or μ Ps.

The 4-channel multiplexer is software configured for singleended or differential inputs when channel assigned by a 4bit serial word.


The differential analog voltage input allows increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features

- NSC MICROWIRE compatible-direct interface to COPS family processors
- Easy interface to all microprocessors, or operates "stand alone"
- Works with 2.5V (LM336) voltage reference
- No full-scale or zero adjust required
- Differential analog voltage inputs
- 4-channel analog multiplexer
- Shunt regulator allows operation with high voltage supplies
- 0V to 5V input range with single 5V power supply
- Remote operation with serial digital data link
- TTL/MOS input/output compatible
- 0.3" standard width 14-pin DIP package

Key Specifications

Resolution	8 Bits
 Total Unadjusted Error 	\pm 1/ ₂ LSB and \pm 1 LSB
 Single Supply 	5 V _{DC}
Low Power	23 mW
Conversion Time	32 µs



- ---

RRD-B30M115/Printed in U. S. A.

ADC0833 8-Bit Serial I/O A/D Converter with 4-Channel Multiplexer

December 1994

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

15 mA	Dual-In-Line Package (Plas
6.5V	Dual-In-Line Package (Cer
	ESD Susceptibility (Note 5)
$-0.3V$ to V_CC $+$ 0.3V $-0.3V$ to V_CC $+$ 0.3V	Operating Condit
$\pm 5 \text{ mA}$	Supply Voltage, V _{CC}
±20 mA	Temperature Range
-65°C to + 150°C	ADC0833CCJ ADC0833BCN, ADC0833C
	$\begin{array}{c} \text{6.5V} \\ -0.3\text{V to V}_{\text{CC}} + 0.3\text{V} \\ -0.3\text{V to V}_{\text{CC}} + 0.3\text{V} \\ \pm 5 \text{ mA} \\ \pm 20 \text{ mA} \end{array}$

Package Dissipation at $T_A = 25^{\circ}C$ (Board Mount)	0.8W
Lead Temperature (Soldering, 10 sec.)	
Dual-In-Line Package (Plastic)	260°C
Dual-In-Line Package (Ceramic)	300°C
ESD Susceptibility (Note 5)	2000V

itions (Notes 1 & 2)

b	4.5 V_{DC} to 6.3 V_{DC}
9	$T_{MIN}{\leq}T_{A}{\leq}T_{MAX}$
	−40°C≤T _A ≤85°C
DC0833CCN	$0^{\circ}C \le T_{A} \le 70^{\circ}C$


 $\label{eq:Electrical Characteristics} \ensuremath{\mathsf{The}}\xspace{1.5} \ensuremath{\mathsf{Following}}\xspace{1.5} \ensuremath{\mathsf{specifications}}\xspace{1.5}\xspace{1.$


Tested Limit (Note 7)	Design Limit (Note 8)	Units
±1/2 ±1 ±1	± ½ ± 1	LSB LSB LSB
2.6 2.6	2.6	kΩ kΩ
11.8 10.8	11.8	kΩ kΩ
GND -0.05 GND-0.05	GND -0.05	V V
V _{CC} +0.05 V _{CC} +0.05	V _{CC} +0.05	V V
± ¼ ± ¼	± 1⁄4	LSB LSB
1 1	1	LSB LSB
	1 1	


Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Units
CONVERTER AND MULTIPL	EXER CHARACTERISTICS (Continued)				
V _Z , Minimum Internal Diode Breakdown (At V+) (Note 3) ADC0833CCJ	15mA Into V+		6.3		V
ADC0833BCN/CCN			6.3	6.3	V
V _Z , Maximum Internal Diode Breakdown (At V+) (Note 3) ADC0833CCJ ADC0833BCN/CCN	15mA Into V+		8.5 8.5	8.5	V V
Power Supply Sensitivity ADC0833CCJ ADC0833BCN/CCN	V _{CC} =5V±5%	± 1/16 ± 1/16	± ¼ ± ¼	± 1/4	LSB LSB
I _{OFF} , Off Channel Leakage Current (Note 11) ADC0833CCJ	On Channel = 5V, Off Channel = 0V		-1		μΑ
ADC0833BCN/CCN			-200 -200	-1	nA μA nA
	On Channel=0V, Off Channel=5V				
ADC0833CCJ			1		μΑ
ADC0833BCN/CCN			200	1	nA μA
I _{ON} , On Channel Leakage	On Channel = 5V, Off Channel = 0V		200		nA
Current (Note 11)					
ADC083CCJ			1		μΑ
ADC0833BCN/CCN			200	1	nA
AD00033D0N/00N			200	•	μA nA
	On Channel = $0V$, Off Channel = $5V$				
ADC083CCJ			-1		μΑ
ADC0833BCN/CCN			-200	-1	nA μA
			-200	•	nA
DIGITAL AND DC CHARACT	TERISTICS				
V _{IN(1)} , Logical "1" Input Voltage	V _{CC} =5.25V				
ADC0833CCJ ADC0833BCN/CCN			2.0 2.0	2.0	V V
V _{IN(0)} , Logical "0" Input Voltage	V _{CC} =4.75V				
ADC0833CCJ ADC0833BCN/CCN			0.8	0.8	V V
I _{IN(1)} , Logical "1" Input Current	V _{IN} =V _{CC}				
ADC0833CCJ		0.005	1		μA
ADC0833BCN/CCN		0.005	1	1	, μΑ


Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Unit
DIGITAL AND DC CHARACTE	RISTICS (Continued)	11	, ,		
I _{IN(0)} , Logical "0" Input Current ADC0833CCJ ADC0833BCN/CCN	V _{IN} =0V	-0.005 -0.005	- 1 -1	-1	μA μA
V _{OUT(1)} , Logical "1" Output Voltage ADC0833CCJ ADC0833BCN/CCN ADC0833BCN/CCN ADC0833BCN/CCN	$V_{CC} = 4.75V$ $I_{OUT} = -360 \mu A$ $I_{OUT} = -10 \mu A$		2.4 2.4 4.5 4.5	2.4	V V V V
V _{OUT(0)} , Logical "0" Output Voltage ADC0833CCJ ADC0833BCN/CCN	I _{OUT} =1.6mA, V _{CC} =4.75V		0.4 0.4	0.4	v v
I _{OUT} , TRI-STATE Output Current (DO, SARS) ADC0833CCJ ADC0833BCN/CCN ADC0833CCJ ADC0833BCN/CCN	V _{OUT} =0.4V V _{OUT} =5V	-0.1 -0.1 0.1 0.1	- 3 -3 3 3	-3 3	μΑ μΑ μΑ μΑ
ISOURCE ADC0833CCJ ADC0833BCN/CCN	V _{OUT} Short to GND	-14 -14	- 6.5 -7.5	-6.5	mA mA
I _{SINK} ADC0833CCJ ADC0833BCN/CCN	V_{OUT} Short to V_{CC}	16 16	8.0 9.0	8.0	mA mA
I _{CC} , Supply Current (Note 3) ADC0833CCJ ADC0833BCN/CCN	V _{REF} /2 Open Circuit	0.9 0.9	4.5 4.5	4.5	mA mA

Parameter	Conditions	Typ (Note 6)	Tested Limit (Note 7)	Design Limit (Note 8)	Unit
f _{CLK} , Clock Frequency Min Max			10	400	kHz kHz
T _C , Conversion Time	Not including MUX Addressing Time		8		1/f _{Cl}
Clock Duty Cycle (Note 12) Min Max				40 60	%
t _{SET-UP} , CS Falling Edge or Data Input Valid to CLK Rising Edge				250	ns
t _{HOLD} , Data Input Valid after CLK Rising Edge				90	ns
t _{pd1} , t _{pd0} —CLK Falling Edge to Output Data Valid (Note 13)	$C_L = 100 \text{ pF}$ Data MSB First Data LSB First	650 250		1500 600	ns ns
t _{1H} , t _{OH} —Rising Edge of CS to Data Output and SARS Hi-Z	$C_L = 10 \text{ pF}, R_L = 10k$ $C_L = 100 \text{ pF}, R_L = 2k$ (see TRI-STATE Test Circuits)	125	500	250	ns ns
C _{IN} , Capacitance of Logic Input		5			pF
C _{OUT} , Capacitance of Logic Outputs		5			pF
Note 8: Design limits are guaranteed but Note 9: See Applications, section 3.0. Note 10: For $V_{IN}(-) \ge V_{IN}(+)$ the digital of conduct for analog input voltages one dio		tied to each analo he V _{CC} supply. Be nperatures, and ca _{REF} does not exce	og input (see Bloc careful, during te use errors for ana ed the supply volt	sting at low V _{CC} leading inputs near ful tage by more than	vels (4.5) I-scale. T 50 mV, tl
spec allows 50 mV forward bias of either output code will be correct. To achieve temperature variations, initial tolerance ar Note 11: Leakage current is measured w Note 12: A 40% to 60% clock duty cycle these limits, the minimum time the clock is	-	es. In the case tha		ck has a duty cycl	e outside
spec allows 50 mV forward bias of either output code will be correct. To achieve temperature variations, initial tolerance ar Note 11: Leakage current is measured w Note 12: A 40% to 60% clock duty cycle these limits, the minimum time the clock is clocked can be stopped when low so ton	ld loading. th the clock not switching. range insures proper operation at all clock frequencie high or the minimum time the clock is low must be at	es. In the case tha least 1μs. The ma	ximum time the cl	ck has a duty cycl ock can be high is	e outside 60 μs. Tł









Functional Description

1.0 MULTIPLEXER ADDRESSING

The design of the ADC0833 utilizes a sample-data comparator structure which provides for a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels with software-configurable single-ended (ground referred) or differential inputs. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be enabled and whether this input is single-ended or differential. In the differential case, it also assigns the polarity of the channels. Differential inputs are restricted to adjacent channel pairs. For example channel 0 and channel 1 may be selected as a differential pair. Channel 0 or 1 cannot act differential mode the sign may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is best illustrated by the MUX addressing codes shown in the following table. The MUX address is shifted into the converter through the DI line.

Address				Channel #			
SGL/	ODD/	SELECT		0	1	2	3
DIF	SIGN	1	0		•	2	
1	0	0	1	+			
1	0	1	1			+	
1	1	0	1		+		
1	1	1	1				+

TABLE I. MUX Addressing

COM is internally ties to a GND

Differential MUX Mode

Address					nel #	
ODD/	SEL	SELECT		1	2	3
SIGN	1	0		•	-	Ŭ
0	0	1	+	_		
0	1	1			+	—
1	0	1	—	+		
1	1	1			_	+
	ODD/ Sign	ODD/ SEL SIGN 1 0 0 0 1	ODD/ SELECT SIGN 1 0 0 0 1 0 1 1	ODD/ SIGN SELECT 0 0 0 1 0 0 0 1 + 0 1 1 0	ODD/ SIGN SELECT 0 1 0 0 1 + - 0 1 1 0 -	ODD/ SIGN SELECT 0 1 2 0 0 1 + - - 0 0 1 1 - +

Since the input configuration is under software control, it can be modified, as required, at each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion. *Figure 1* illustrates the input flexibility which can be achieved.

The analog input voltages for each channel can range from 50 mV below ground to 50mV above $V_{CC}(\mbox{typically 5V})$ without degrading conversion accuracy.

2.0 THE DIGITAL INTERFACE


A most important characteristic of these converters is their serial data link with the controlling processor. Using a serial communication format offers two very significant system improvements; it allows more function to be included in the converter package with no increase in package size and it can eliminate the transmission of low level analog signals by locating the converter right at the analog sensor; transmitting highly noise immune digital data back to the host processor.

To understand the operation of these converters it is best to refer to the Timing Diagram and Functional Block Diagram and to follow a complete conversion sequence.

1. A conversion is initiated by first pulling the \overline{CS} (chip select) line low. This line must be held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word.

2. A clock is then generated by the processor (if not provided continuously) and output to the A/D clock input.

3. On each rising edge of the clock the status of the data in (DI) line is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on this line (all leading zeros are ignored). Following the start bit the converter expects the next 4 bits to be the MUX assignment word.



4. When the start bit has been shifted into the start location of the MUX register, the input channel has been assigned and a conversion is about to begin. An interval of $\frac{1}{2}$ clock period (where nothing happens) is automatically inserted to allow the selected MUX channel to settle. The SAR status line goes high at this time to signal that a conversion is now in progress and the DI line is disabled (it no longer accepts data).

5. The data out (DO) line now comes out of TRI-STATE and provides a leading zero for this one clock period of MUX settling time.

6. When the conversion begins, the output of the SAR comparator, which indicates whether the analog input is greater than (high) or less than (low) each successive voltage from the internal resistor ladder, appears at the DO line on each falling edge of the clock. This data is the result of the conversion being shifted out (with the MSB coming first) and can be read by the processor immediately.

7. After 8 clock periods the conversion is completed. The SAR status line returns low to indicate this $1\!\!/_2$ clock cycle later.

8. If the programmer prefers, the data can be read in an LSB first format. All 8 bits of the result are stored in an output shift register. The conversion result, LSB first, is automatically shifted out the DO line, after the MSB first data stream. The DO line then goes low and stays low until \overline{CS} is returned high.

9. All internal registers are cleared when the \overline{CS} line is high. If another conversion is desired, \overline{CS} must make a high to low transition followed by address information.

The DI and DO lines can be tied together and controlled through a bidirectional processor I/O bit with one wire. This is possible because the DI input is only "looked-at" during the MUX addressing interval while the DO line is still in a high impedance state.

3.0 REFERENCE CONSIDERATIONS

The ADC0833 is intended primarily for use in circuits requiring absolute accuracy. In this type of system, the analog

inputs vary between very specific voltage limits and the reference voltage for the A/D converter must remain stable with time and temperature. For ratiometric applications, an ADC0834 is a pin-for-pin compatible alternative since it has a V_{REF} input (note the ADC0834 needs one less bit of mux addressing information).


The voltage applied to the V_{REF}/2 pin defines the voltage span of the analog input [the difference between V_{IN}(+) and V_{IN}(-)] over which the 256 possible output codes apply. A full-scale conversion (an all 1s output code) will result when the voltage difference between a selected "+" input and "-" input is approximately *twice* the voltage at the V_{REF}/2 pin. This internal gain of 2 from the applied reference to the full-scale input voltage allows biasing a low voltage reference diode from the 5V_{DC} converter supply. To accommodate a 5V input span, only a 2.5V reference is required. The LM385 and LM336 reference diodes are good low current devices to use with these converters. The output code changes in accordance with the following equation:

$$Output Code = 256 \left(\frac{V_{IN}(+) - V_{IN}(-)}{2(V_{REF}/2)} \right)$$

where the output code is the decimal equivalent of the 8-bit binary output (ranging from 0 to 255) and the term $V_{\text{REF}}/2$ is the voltage from pin 9 to ground.

The V_{REF}/2 pin is the center point of a two resistor divider (each resistor is 3.5 k Ω) connected from V_{CC} to ground. Total ladder input resistance is the sum of these two equal resistors. As shown in *Figure 2*, a reference diode with a voltage less than V_{CC}/2 can be connected without requiring an external biasing resistor if its current requirements meet the indicated level.

The minimum value of V_{REF}/2 can be quite small (see Typical Performance Characteristics) to allow direct conversions of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals V_{REF}/256).



4.0 THE ANALOG INPUTS

v

The most important feature of these converters is that they can be located right at the analog signal source and through just a few wires can communicate with a controlling processor with a highly noise immune serial bit stream. This in itself greatly minimizes circuitry to maintain analog signal accuracy which otherwise is most susceptible to noise pickup. However, a few words are in order with regard to the analog inputs should the inputs be noisy to begin with or possibly riding on a large common-mode voltage.

The differential input of these converters actually reduces the effects of common-mode input noise, a signal common to both selected "+" and "-" inputs for a conversion (60 Hz is most typical). The time interval between sampling the "+" input and then the "-" input is $1/_2$ of a clock period. The change in the common-mode voltage during this short time interval can cause conversion errors. For a sinusoidal common-mode signal this error is:

$$V_{\text{error}}(\text{max}) = V_{\text{PEAK}}(2\pi f_{\text{CM}}) \left(\frac{0.5}{f_{\text{CLK}}}\right)$$

where f_{CM} is the frequency of the common-mode signal,

V_{PEAK} is its peak voltage value

and $f_{\mbox{CLK}}$ is the A/D clock frequency.

For a 60 Hz common-mode signal to generate a 1/4 LSB error (\approx 5 mV) with the converter running at 250 kHz, its peak value would have to be 6.63V which would be larger than allowed as it exceeds the maximum analog input short spikes of current enter the "+" input and exit the "-" input at the clock edges during the actual conversion. These currents decay rapidly and do not cause errors as the internal comparator is strobed at the end of a clock period. Bypass capacitors at the inputs will average these currents and cause an effective DC current to flow through the output resistance of the analog signal source. Bypass capacitors should not be used if the source resistance is greater than 1 k Ω .

This source resistance limitation is important with regard to the DC leakage currents of input multiplexer as well. The worst-case leakage current of \pm 1 μA over temperature will create a 1 mV inut error with a 1 $k\Omega$ source resistance. An op amp RC active low pass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required.

5.0 OPTIONAL ADJUSTMENTS

5.1 Zero Error

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, $V_{\rm IN(MIN)}$, is not ground a zero offset can be done. The converter can be made to output 0000 0000 digital code for this minimum input voltage by biasing any $V_{\rm IN}$ (–) input at this $V_{\rm IN(MIN)}$ value. This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the V_{IN}(-) input and applying a small magnitude positive voltage to the V_{IN}(+) input. Zero error is the difference between the actual DC input voltage which

is necessary to just cause an output digital code transition from 0000 0000 to 0000 0001 and the ideal 1_2 LSB value (1_2 LSB=9.8 mV for V_{REF}/2=2.500 V_{DC}).

5.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1 $^{1}\!\!/_2$ LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the V_{REF} input or V_{CC} for a digital output code which is just changing from 1111 1110 to 1111 1111.

5.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A V_{IN}(+) voltage which equals this desired zero reference plus 1/2 LSB (where the LSB is calculated for the desired analog span, using 1 LSB=analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 00_{HEX} to 01_{HEX} code transition.

The full-scale adjustment should be made [with the proper $V_{IN}(-)$ voltage applied] by forcing a voltage to the $V_{IN}(+)$ input which is given by:

V_{MIN})

$$V_{\text{IN}}(+)$$
 fs adj = $V_{\text{MAX}} - 1.5 \left[\frac{(V_{\text{MAX}} - 25)}{25} \right]$

where:

 $V_{\mbox{MAX}} =$ the high end of the analog input range and

 $V_{\mbox{MIN}}=$ the low end (the offset zero) of the analog range.

(Both are ground referenced.)

The V_{REF}/2 voltage is then adjusted to provide a code change from FE_{HEX} to FF_{HEX}. This completes the adjustment procedure.

6.0 POWER SUPPLY

A unique feature of the ADC0833 is the inclusion of a 7V zener diode connected from the V⁺ terminal to ground which also connects to the V_{CC} terminal (which is the actual converter supply) through a silicon diode, as shown in *Figure 3*.





FIGURE 3. An On-Chip Shunt Regulator Diode


This zener is intended for use as a shunt voltage regulator to eliminate the need for any additional regulating components. This is most desirable if the converter is to be remotely located from the system power source. *Figures 4* and *5* illustrate two useful applications of this on-board zener when an external transistor can be afforded.


An important use of the interconnecting diode between V⁺ and V_{CC} is shown in *Figures 6* and *7*. Here, this diode is used as a rectifier to allow the V_{CC} supply for the converter

to be derived from the clock. The low current requirements of the A/D (~3 mA) and the relatively high clock frequencies used (typically in the range of 10k-400 kHz) allows using the small value filter capacitor shown to keep the ripple on the V_{CC} line to well under 1/4 of an LSB. The shunt zener regulator can also be used in this mode. This requires a clock voltage swing which is in excess of V_Z. A current limit for the zener is needed, either built into the clock generator or a resistor can be used from the CLK pin to the V⁺ pin.


Applications


















Ordering Information

Part Number	Temperature Range	Total Unadjusted Error
ADC0833BCN	0°C to +70°C	\pm 1/2 LSB
ADC0833CCJ	-40°C to +85°C	+1 LSB
ADC0833CCN	0°C to +70°C	TILOD





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated