

ADC0808/ADC0809 8-Bit μ P Compatible A/D Converters with 8-Channel Multiplexer

General Description

The ADC0808, ADC0809 data acquisition component is a monolithic CMOS device with an 8-bit analog-to-digital converter, 8-channel multiplexer and microprocessor compatible control logic. The 8-bit A/D converter uses successive approximation as the conversion technique. The converter features a high impedance chopper stabilized comparator, a 256R voltage divider with analog switch tree and a successive approximation register. The 8-channel multiplexer can directly access any of 8-single-ended analog signals.

The device eliminates the need for external zero and fullscale adjustments. Easy interfacing to microprocessors is provided by the latched and decoded multiplexer address inputs and latched TTL TRI-STATE® outputs.

The design of the ADC0808, ADC0809 has been optimized by incorporating the most desirable aspects of several A/D conversion techniques. The ADC0808, ADC0809 offers high speed, high accuracy, minimal temperature dependence, excellent long-term accuracy and repeatability, and consumes minimal power. These features make this device ideally suited to applications from process and machine control to consumer and automotive applications. For 16channel multiplexer with common output (sample/hold port) see ADC0816 data sheet. (See AN-247 for more information.)

Features

- Easy interface to all microprocessors
- Operates ratiometrically or with 5 V_{DC} or analog span adjusted voltage reference
- No zero or full-scale adjust required
- 8-channel multiplexer with address logic
- 0V to 5V input range with single 5V power supply
- Outputs meet TTL voltage level specifications
- Standard hermetic or molded 28-pin DIP package
- 28-pin molded chip carrier package
- ADC0808 equivalent to MM74C949
- ADC0809 equivalent to MM74C949-1

Key Specifications

- Resolution
 8 Bits

 Total Unadjusted Error
 ±½ LSB and ±1 LSB

 Single Supply
 5 V_{DC}

 Low Power
 15 mW

 Conversion Time
 100 μs
- **Block Diagram** CI OCK START 8-BIT A/D END OF CONVERSION (INTERRUPT) CONTROL & TIMING 8 CHANNELS MULTIPLEXING ANALOG SWITCHES 8 ANALOG INPUTS S.A.R. COMPARATOR TRI STATE® 8-BIT OUTPUTS OUTPUT • ATCH • • ĵ; SWITCH TREE 3-BIT ADDRESS ADDRESS LATCH AND DECODER ADDRESS LATCH ENABLE See Ordering 256R RESISTOR LADDER Information OUTPUT ENABLE TL/H/5672-1

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC}) (Note 3)	6.5V
Voltage at Any Pin	-0.3V to (V _{CC} +0.3V)
Except Control Inputs	
Voltage at Control Inputs	-0.3V to +15V
(START, OE, CLOCK, ALE, ADD /	A, ADD B, ADD C)
Storage Temperature Range	-65°C to +150°C
Package Dissipation at T _A = 25°C	875 mW
Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (plastic)	260°C
Dual-In-Line Package (ceramic)	300°C
Molded Chip Carrier Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
ESD Susceptibility (Note 11)	400V

Operating Conditions (Notes 1 & 2)

Temperature Range (Note 1)	T _{MIN} ≤T _A ≤T _{MAX}
ADC0808CJ	−55°C≤T _A ≤+125°C
ADC0808CCJ, ADC0808CCN,	
ADC0809CCN	-40°C≤T _A ≤+85°C
ADC0808CCV, ADC0809CCV	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Range of V _{CC} (Note 1)	4.5 V_{DC} to 6.0 V_{DC}

Electrical Characteristics

Converter Specifications: $V_{CC}=5 V_{DC}=V_{REF+}$, $V_{REF(-)}=GND$, $T_{MIN} \le T_A \le T_{MAX}$ and $f_{CLK}=640$ kHz unless otherwise stated.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
÷	ADC0808 Total Unadjusted Error (Note 5)	25°C T _{MIN} to T _{MAX}	а. а. 10 С д	· · · · · ·	± 1/2 ± 3/4	LSB LSB
	ADC0809 Total Unadjusted Error (Note 5)	0°C to 70°C T _{MIN} to T _{MAX}	100	- -	±1 ±1¼	LSB LSB
	Input Resistance	From Ref(+) to Ref(-)	1.0	2.5	- 6	kΩ
	Analog Input Voltage Range	(Note 4) V(+) or V(-)	GND-0.10	_	V _{CC} +0.10	V _{DC}
V _{REF(+)}	Voltage, Top of Ladder	Measured at Ref(+)		V _{CC}	V _{CC} +0.1	v
$\frac{V_{\text{REF}(+)} + V_{\text{REF}(-)}}{2}$	Voltage, Center of Ladder		V _{CC} /2-0.1	V _{CC} /2	V _{CC} /2+0.1	v
V _{REF(-)}	Voltage, Bottom of Ladder	Measured at Ref(-)	-0.1	0		v
I _{IN}	Comparator Input Current	f _c =640 kHz, (Note 6)	-2	±0.5	2	μA

Electrical Characteristics

Digital Levels and DC Specifications: ADC0808CJ 4.5V \leq V_{CC} \leq 5.5V, -55°C \leq T_A \leq + 125°C unless otherwise noted ADC0808CCJ, ADC0808CCV, ADC0808CCN and ADC0809CCV, 4.75 \leq V_{CC} \leq 5.25V, -40°C \leq T_A \leq + 85°C unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ANALOG MI	ULTIPLEXER	4 C				
IOFF(+)	OFF Channel Leakage Current	V _{CC} =5V, V _{IN} =5V, T _A =25°C T _{MIN} to T _{MAX}		10	200 1.0	nA μA
IOFF(-)	OFF Channel Leakage Current	V _{CC} =5V, V _{IN} =0, T _A =25°C T _{MIN} to T _{MAX}	-200 -1.0	-10		nA µA

ADC0808/ADC0809

Electrical Characteristics (Continued)

Digital Levels and DC Specifications: ADC0808CJ $4.5V \le V_{CC} \le 5.5V$, $-55^{\circ}C \le T_A \le +125^{\circ}C$ unless otherwise noted ADC0808CCJ, ADC0808CCN, ADC0808CCV, ADC0809CCN and ADC0809CCV, $4.75 \le V_{CC} \le 5.25V$, $-40^{\circ}C \le T_A \le +85^{\circ}C$ unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CONTROLI	NPUTS					
V _{IN(1)}	Logical "1" Input Voltage		V _{CC} -1.5			V
VIN(0)	Logical "0" Input Voltage				1.5	V
l _{IN(1)}	Logical "1" Input Current (The Control Inputs)	V _{IN} = 15V			1.0	μA
l _{IN(0)}	Logical "0" Input Current (The Control Inputs)	V _{IN} = 0	- 1.0			μA
Icc	Supply Current	f _{CLK} ≕640 kHz		0.3	3.0	mA
DATA OUT	PUTS AND EOC (INTERRUPT)					
V _{OUT(1)}	Logical "1" Output Voltage	l _O =-360 μA	V _{CC} -0.4			V
VOUT(0)	Logical "0" Output Voltage	I _O =1.6 mA			0.45	v
VOUT(0)	Logical "0" Output Voltage EOC	l _O =1.2 mA			0.45	v
lout	TRI-STATE Output Current	$V_0 = 5V$ $V_0 = 0$	-3		3	μΑ μΑ

Electrical Characteristics

Timing Specifications $V_{CC} = V_{REF(+)} = 5V$, $V_{REF(-)} = GND$, $t_r = t_f = 20$ ns and $T_A = 25^{\circ}C$ unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tws	Minimum Start Pulse Width	(Figure 5)		100	200	ns
tWALE	Minimum ALE Pulse Width	(Figure 5)		100	200	ns
ts	Minimum Address Set-Up Time	(Figure 5)		25	50	ns
tн	Minimum Address Hold Time	(Figure 5)		25	50	ns
t _D	Analog MUX Delay Time From ALE	R _S =0Ω <i>(Figure 5)</i>		1	2.5	μS
t _{H1} , t _{H0}	OE Control to Q Logic State	C _L = 50 pF, R _L = 10k <i>(Figure 8)</i>		125	250	ns
t _{1H} , tон	OE Control to Hi-Z	$C_L = 10 \text{ pF}, R_L = 10 \text{ k}$ (Figure 8)		125	250	ns
tc	Conversion Time	f _c =640 kHz, <i>(Figure 5)</i> (Note 7)	90	100	116	μS
fc	Clock Frequency		10	640	1280	kHz
^t EOC	EOC Delay Time	(Figurə 5)	0		8+2 μS	Clock Periods
C _{IN}	Input Capacitance	At Control Inputs		10	15	pF
COUT	TRI-STATE Output Capacitance	At TRI-STATE Outputs, (Note 12)		10	15	pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to GND, unless othewise specified.

Note 3: A zener diode exists, internally, from V_{CC} to GND and has a typical breakdown voltage of 7 V_{DC}.

Note 4: Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC}n supply. The spec allows 100 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 100 mV, the output code will be correct. To achieve an absolute 0V_{DC} to 5V_{DC} input voltage range will therefore require a minimum supply voltage of 4.900 V_{DC} over temperature variations, initial tolerance and loading.

Note 5: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors. See Figure 3. None of these A/Ds requires a zero or full-scale adjust. However, If an all zero code is desired for an analog input other than 0.0V, or if a narrow full-scale span exists (for example: 0.5V to 4.5V full-scale) the reference voltages can be adjusted to achieve this. See Figure 13.

Nete 6: Comparator input current is a bias current into or out of the chopper stabilized comparator. The bias current varies directly with clock frequency and has little temperature dependence (Figure 6). See paragraph 4.0.

Note 7: The outputs of the data register are updated one clock cycle before the rising edge of EOC.

Note 8: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

Functional Description

Multiplexer. The device contains an 8-channel single-ended analog signal multiplexer. A particular input channel is selected by using the address decoder. Table I shows the input states for the address lines to select any channel. The address is latched into the decoder on the low-to-high transition of the address latch enable signal.

SELECTED	ADDRESS LINE		
ANALOG CHANNEL	С	В	A
INO	L	L	L
IN1	L	L	н
IN2	L	н	L
IN3	L	н	н
IN4	Н	L	L
IN5	н	L	н
IN6	н	н	L
IN7	н	н	н

CONVERTER CHARACTERISTICS

The Converter

The heart of this single chip data acquisition system is its 8bit analog-to-digital converter. The converter is designed to give fast, accurate, and repeatable conversions over a wide range of temperatures. The converter is partitioned into 3 major sections: the 256R ladder network, the successive approximation register, and the comparator. The converter's digital outputs are positive true.

The 256R ladder network approach (Figure 1) was chosen over the conventional R/2R ladder because of its inherent monotonicity, which guarantees no missing digital codes. Monotonicity is particularly important in closed loop feedback control systems. A non-monotonic relationship can cause oscillations that will be catastrophic for the system. Additionally, the 256R network does not cause load variations on the reference voltage.

The bottom resistor and the top resistor of the ladder network in *Figure 1* are not the same value as the remainder of the network. The difference in these resistors causes the output characteristic to be symmetrical with the zero and full-scale points of the transfer curve. The first output transition occurs when the analog signal has reached + $\frac{1}{2}$ LSB and succeeding output transitions occur every 1 LSB later up to full-scale.

The successive approximation register (SAR) performs 8 iterations to approximate the input voltage. For any SAR type converter, n-iterations are required for an n-bit converter. *Figure 2* shows a typical example of a 3-bit converter. In the ADC0808, ADC0809, the approximation technique is extended to 8 bits using the 256R network.




FIGURE 1. Resistor Ladder and Switch Tree

Functional Description (Continued)

The A/D converter's successive approximation register (SAR) is reset on the positive edge of the start conversion (SC) pulse. The conversion is begun on the falling edge of the start conversion pulse. A conversion in process will be interrupted by receipt of a new start conversion pulse. Continuous conversion may be accomplished by tying the endof-conversion (EOC) output to the SC input. If used in this mode, an external start conversion pulse should be applied after power up. End-of-conversion will go low between 0 and 8 clock pulses after the rising edge of start conversion.

The most important section of the A/D converter is the comparator. It is this section which is responsible for the ultimate accuracy of the entire converter. It is also the


111 ULL-SCALE 110 IDEAL CHRV ERROR = 1/2 LSB 101 A/D OUTPUT CODE 100 011 NONLINEARITY = 1/2 LSB 010 IONLINEARITY = -1/2 LSB 001 ZERO ERROR = -1/4 LSB 000 VIN 1/8 2/8 3/8 4/8 5/8 6/8 7/8 0/8

FIGURE 2. 3-Bit A/D Transfer Curve

comparator drift which has the greatest influence on the repeatability of the device. A chopper-stabilized comparator provides the most effective method of satisfying all the converter requirements.


The chopper-stabilized comparator converts the DC input signal into an AC signal. This signal is then fed throught a high gain AC amplifier and has the DC level restored. This technique limits the drift component of the amplifier since the drift is a DC component which is not passed by the AC amplifier. This makes the entire A/D converter extremely insensitive to temperature, long term drift and input offset errors.


Figure 4 shows a typical error curve for the ADC0808 as measured using the procedures outlined in AN-179.





Connection Diagrams





Applications Information

1.0 RATIOMETRIC CONVERSION

The ADC0808, ADC0809 is designed as a complete Data Acquisition System (DAS) for ratiometric conversion systems. In ratiometric systems, the physical variable being measured is expressed as a percentage of full-scale which is not necessarily related to an absolute standard. The voltage input to the ADC0808 is expressed by the equation

 $\frac{V_{IN}}{V_{fs} - V_Z} = \frac{D_X}{D_{MAX} - D_{MIN}}$

VIN = Input voltage into the ADC0808

V_{fs}=Full-scale voltage

V_Z=Zero voltage

D_X = Data point being measured

D_{MAX} = Maximum data limit

D_{MIN} = Minimum data limit

A good example of a ratiometric transducer is a potentiometer used as a position sensor. The position of the wiper is directly proportional to the output voltage which is a ratio of the full-scale voltage across it. Since the data is represented as a proportion of full-scale, reference requirements are greatly reduced, eliminating a large source of error and cost for many applications. A major advantage of the ADC0808, ADC0809 is that the input voltage range is equal to the supply range so the transducers can be connected directly across the supply and their outputs connected directly into the multiplexer inputs, (*Figure 9*). Ratiometric transducers such as potentiometers, strain gauges, thermistor bridges, pressure transducers, etc., are suitable for measuring proportional relationships; however, many types of measurements must be referred to an absolute standard such as voltage or current. This means a system reference must be used which relates the full-scale voltage to the standard volt. For example, if $V_{CC} = V_{REF} = 5.12V$, then the full-scale range is divided into 256 standard steps. The smallest standard step is 1 LSB which is then 20 mV.

2.0 RESISTOR LADDER LIMITATIONS

(1)

The voltages from the resistor ladder are compared to the selected into 8 times in a conversion. These voltages are coupled to the comparator via an analog switch tree which is referenced to the supply. The voltages at the top, center and bottom of the ladder must be controlled to maintain proper operation.

The top of the ladder, Ref(+), should not be more positive than the supply, and the bottom of the ladder, Ref(-), should not be more negative than ground. The center of the ladder voltage must also be near the center of the supply because the analog switch tree changes from N-channel switches to P-channel switches. These limitations are automatically satisfied in ratiometric systems and can be easily met in ground referenced systems.

Figure 10 shows a ground referenced system with a separate supply and reference. In this system, the supply must be trimmed to match the reference voltage. For instance, if a 5.12V is used, the supply should be adjusted to the same voltage within 0.1V.





FIGURE 9. Ratiometric Conversion System


Applications Information (Continued)

The ADC0808 needs less than a milliamp of supply current so developing the supply from the reference is readily accomplished. In *Figure 11* a ground referenced system is shown which generates the supply from the reference. The buffer shown can be an op amp of sufficient drive to supply the milliamp of supply current and the desired bus drive, or if a capacitive bus is driven by the outputs a large capacitor will supply the transient supply current as seen in *Figure 12*. The LM301 is overcompensated to insure stability when loaded by the 10 μ F output capacitor. The top and bottom ladder voltages cannot exceed V_{CC} and ground, respectively, but they can be symmetrically less than V_{CC} and greater than ground. The center of the ladder voltage should always be near the center of the supply. The sensitivity of the converter can be increased, (i.e., size of the LSB steps decreased) by using a symmetrical reference system. In *Figure 13*, a 2.5V reference is symmetrically centered about V_{CC}/2 since the same current flows in identical resistors. This system with a 2.5V reference allows the LSB bit to be half the size of a 5V reference system.

ADC0808/ADC0809



Reference Generating V_{CC} Supply



3.0 CONVERTER EQUATIONS

The transition between adjacent codes N and N+1 is given by:

$$V_{IN} = \left\{ (V_{REF(+)} - V_{REF(-)}) \left[\frac{N}{256} + \frac{1}{512} \right] \pm V_{TUE} \right\} + V_{REF(-)}$$
(2)

The center of an output code N is given by:

$$V_{\text{IN}}\left\{\left(V_{\text{REF}(+)} - V_{\text{REF}(-)}\right) \left| \frac{N}{256} \right| \pm V_{\text{TUE}} \right\} + V_{\text{REF}(-)}$$
(3)

The output code N for an arbitrary input are the integers within the range:

$$N = \frac{V_{IN} - V_{REF(-)}}{V_{REF(+)} - V_{REF(-)}} \times 256 \pm Absolute Accuracy$$
(4)

where: VIN = Voltage at comparator input

V_{REF(-)}=Voltage at Ref(-)

$$V_{TUE}$$
 = Total unadjusted error voltage (typically $V_{REF(+)}$ ÷ 512)

4.0 ANALOG COMPARATOR INPUTS

The dynamic comparator input current is caused by the periodic switching of on-chip stray capacitances. These are connected alternately to the output of the resistor ladder/ switch tree network and to the comparator input as part of the operation of the chopper stabilized comparator.

The average value of the comparator input current varies directly with clock frequency and with $V_{\rm IN}$ as shown in *Figure 6*.

If no filter capacitors are used at the analog inputs and the signal source impedances are low, the comparator input current should not introduce converter errors, as the transient created by the capacitance discharge will die out before the comparator output is strobed.

If input filter capacitors are desired for noise reduction and signal conditioning they will tend to average out the dynamic comparator input current. It will then take on the characteristics of a DC bias current whose effect can be predicted conventionally.

