

# ADC08061/ADC08062 500 ns A/D Converter with S/H Function and Input Multiplexer

# **General Description**

Using a patented multi-step A/D conversion technique, the 8-bit ADC08061 and ADC08062 CMOS ADCs offer 500 ns (typ) conversion time, internal sample-and-hold (S/H), and dissipate only 125 mW of power. The ADC08062 has a twochannel multiplexer. The ADC08061/2 family performs an 8-bit conversion using a 2-bit voltage estimator that generates the 2 MSBs and two low-resolution (3-bit) flashes that generate the 6 LSBs.

Input track-and-hold circuitry eliminates the need for an external sample-and-hold. The ADC08061/2 family performs accurate conversions of full-scale input signals that have a frequency range of DC to 300 kHz (full-power bandwidth) without need of an external S/H.

The digital interface has been designed to ease connection to microprocessors and allows the parts to be I/O or memory mapped.

# **Key Specifications**


Resolution	8 bits
Conversion Time	560 ns max (WR-RD Mode)
Full Power Bandwidth	300 kHz
Throughput rate	1.5 MHz
Power Dissipation	125 mW max
Total Unadjusted Error	$\pm \frac{1}{2}$ LSB and $\pm 1$ LSB

## Features

- 1 or 2 input channels
- No external clock required
- Analog input voltage range from GND to V<sup>+</sup>
- Overflow output available for cascading (ADC08061)
- ADC08061 pin-compatible with the industry standard ADC0820

## Applications

- Mobile telecommunications
- Hard disk drives
- Instrumentation
- High-speed data acquisition systems



# ADC08061/ADC08062

# Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V+)	6V
Logic Control Inputs	-0.3V to V+ + 0.3V
Voltage at Other Inputs and Outputs	-0.3V to V+ + 0.3V
Input Current at Any Pin (Note 3)	5 mA
Package Input Current (Note 3)	20 mA
Power Dissipation (Note 4)	
J Package	875 mW
N Package	875 mW
WM Package	875 mW
Storage Temperature	-65°C to +150°C

Lead Temperature (Note 5)	
J Package (Soldering, 10 sec.)	+ 300°C
N Package (Soldering, 10 sec.)	+ 260°C
WM Package (Vapor Phase, 60 sec.)	+215°C
WM Package (Infrared, 15 sec.)	+ 220°C
ESD Susceptibility (Note 6)	2 kV

# Operating Ratings (Notes 1 & 2)

Temperature Range	_	$T_{MIN} \le T_A \le T_{MAX}$
ADC08061/2BIN,		
ADC08061/2CIN,		7
ADC08061/2BIWM,		
ADC08061/2CIWM		−40°C ≤ T <sub>A</sub> ≤ 85°C
ADC08061CMJ,		
ADC08061CMJ/883		−55°C ≤ T <sub>A</sub> ≤ 125°C
Supply Voltage, (V+)		4.5V to 5.5V

# **Converter Characteristics**

The following specifications apply for  $\overline{RD}$  Mode, V<sup>+</sup> = 5V, V<sub>REF+</sub> = 5V, and V<sub>REF-</sub> = GND unless otherwise specified. Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Typical (Note 7)	Limits (Note 8)	Units (Limit)
INL	Integral Non Linearity	ADC08061/2 BIN, BIWM	1	± 1/2	LSB (max)
		ADC08061/2 CIN, CIWM, CMJ		± 1	LSB (max
TUE	Total Unadjusted Error	ADC08061/2 BIN, BIWM		± 1⁄2	LSB (max
	÷	ADC08061/2 CIN, CIWM, CMJ		±1	LSB (max
	Missing Codes			0	Bits (max
	Reference Input Resistance	×	700 700	500 1250	$\Omega(min)$ $\Omega(max)$
V <sub>REF+</sub>	Positive Reference Input Voltage	5 x - 16		V <sub>REF</sub> - V <sup>+</sup>	V (min) V (max)
V <sub>REF</sub> -	Negative Reference Input Voltage			GND V <sub>REF +</sub>	V (min) V (max)
V <sub>IN</sub>	Analog Input Voltage	(Note 10)		GND - 0.1 V+ + 0.1	V (min) V (max)
	On Channel Input Current	On Channel Input = 5V, Off Channel Input = 0V (Note 11)	-0.4	-20	μA (max)
		On Channel Input = 0V, Off Channel Input = 5V (Note 11)	-0.4	-20	μA (max)
PSS	Power Supply Sensitivity	$V^+ = 5V \pm 5\%$ , $V_{REF} = 4.75V$ All Codes Tested	± 1⁄16	± 1⁄2	LSB (max
	Effective Bits		7.8		Bits
	Full-Power Bandwidth	0	300		kHz
THD	Total Harmonic Distortion		0.5		%
S/N	Signal-to-Noise Ratio		50		dB
IMD	Intermodulation Distortion		50		dB

AC Electrical Characteristics The following specifications apply for V<sup>+</sup> = 5V,  $t_r = t_f = 10$  ns,  $V_{REF+} = 5V$ ,  $V_{REF-} = 0V$  unless otherwise specified. Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAXi}$  all other limits  $T_A = T_J = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Typical (Note 7)	Limits (Note 8)	Units (Limit)
twR	Write Time	Mode Pin to V <sup>+</sup> ; ( <i>Figures 2a, 2b,</i> and <i>3</i> )	100	100	ns (min
tad	Read Time (Time from Falling Edge of WR to Falling Edge of RD)	Mode Pin to V <sup>+</sup> ; <i>(Figure 2a)</i>	350	350	ns (min
TRDW	RD Width	Mode Pin to GND; (Figure 4)	200 400	250 400	ns (min ns (max
tCONV	WR-RD Mode Conversion Time (twn + tnp + t <sub>ACC1</sub> )	Mode Pin to V+; ( <i>Figure 2a)</i>	500	560	ns (max
tCRD	RD Mode Conversion Time	Mode Pin to GND; (Figure 1)	655	900	ns (max
tacco	Access Time (Delay from Falling Edge of RD to Output Valid)	$C_L ≤ 100  pF$ Mode Pin to GND; <i>(Figure 1)</i>	640	900	ns (max
t <sub>ACC1</sub>	Access Time (Delay from Falling Edge of RD to Output Valid)	$C_L \le 10 \text{ pF}$ $C_L = 100 \text{ pF}$ Mode Pin to V <sup>+</sup> , t <sub>RD</sub> $\le$ t <sub>INTL</sub> ( <i>Figure 2a</i> )	45 50	110	ns (max
t <sub>ACC2</sub>	Access Time (Delay from Falling Edge of RD to Output Valid)	$C_L \le 10 \text{ pF}$ $C_L = 100 \text{ pF}$ $t_{RD} > t_{INTC}$ ; (Figures 2b and 4)	25 30	90	ns (max
tон	TRI-STATE® Control (Delay from Rising Edge of RD to HI-Z State)	$R_L = 3 k\Omega, C_L = 10 pF$	30	60	ns (max
t <sub>1H</sub>	TRI-STATE Control (Delay from Rising Edge of RD to HI-Z State)	$R_L = 3 k\Omega, C_L = 10 pF$	30	70	ns (max
ΫΝTL	Delay from Rising Edge of WR to Falling Edge of INT	( <i>Figures 2b,</i> and <i>3</i> ) Mode Pin = V <sup>+</sup> , C <sub>L</sub> = 50 pF	520	690	ns (max
ţΝΤΗ	Delay from Rising Edge of RD to Rising Edge of INT	C <sub>L</sub> = 50 pF; ( <i>Figures 1, 2a, 2b,</i> and 4)	50	95	ns (max
<b>t</b> INTH	Delay from Rising Edge of WR to Rising Edge of INT	C <sub>L</sub> = 50 pF; <i>(Figure 3)</i>	45	95	ns (max
t <sub>RDY</sub>	Delay from CS to RDY	Mode Pin = 0V, $C_L$ = 50 pF, R <sub>L</sub> = 3 k $\Omega$ ( <i>Figure 1</i> )	25	45	ns (max
t <sub>ID</sub>	Delay from INT to Output Valid	$R_{L} = 3 k\Omega, C_{L} = 100 pF;$ (Figure 3)	0	15	ns (max
t <sub>RI</sub>	Delay from RD to INT	Mode Pin = V <sup>+</sup> , $t_{RD} \le t_{INTL}$ ; (Figure 2a)	60	115	ns (max
t <sub>N</sub>	Time between End of RD and Start of New Conversion	( <i>Figures 1, 2a, 2b, 3</i> and <i>4</i> )	50	60	ns (min
t <sub>AH</sub>	Channel Address Hold Time	( <i>Figures 1, 2a, 2b, 3</i> and <i>4</i> )	10	60	ns (min
t <sub>AS</sub>	Channel Address Setup Time	( <i>Figures 1, 2a, 2b, 3</i> and <i>4</i> )	0	0	ns (max
tcss	CS Setup Time	( <i>Figures 1, 2a, 2b, 3</i> and <i>4</i> )	0	0	ns (max
tCSH	CS Hold Time	( <i>Figures 1, 2a, 2b, 3</i> and 4)	0	0	ns (min
C <sub>VIN</sub>	Analog Input Capacitance		25		pF
COUT	Logic Output Capacitance		5		pF
C <sub>IN</sub>	Logic Input Capacitance		5		pF

ADC08061/ADC08062

# ADC08061/ADC08062

**DC Electrical Characteristics** The following specifications apply for V<sup>+</sup> = 5V unless otherwise specified. **Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; all other limits T<sub>A</sub> = T<sub>J</sub> = 25°C.** 

Symbol	Parameter	Conditions	Typical (Note 7)	Limits (Note 8)	Units (Limit)
VIH	Logic "1" Input Voltage	V <sup>+</sup> = 5.5V Mode Pin ADC08062 CS, WR, RD, A0 Pins		3.5 3.0	V (min) V (min)
		ADC08061 CS, WR, RD Pins		2.2	V (min)
VIL	Logic "0" Input Voltage	V+ = 4.5V Mode Pin ADC08062 CS, WR, RD, A0 Pins		1.5 0.4	V (max) V (max)
		ADC08061 CS, WR, RD Pins		0.7	V (max)
чн	Logic "1" Input Current	V <sub>IH</sub> = 5V CS, RD, A0 Pins WR Pin Mode Pin	0.005 0.1 50	1 3 200	μΑ (max) μΑ (max) μΑ (max)
Ι <sub>ΙL</sub>	Logic "0" Input Current	V <sub>IL</sub> = 0V CS, RD, WR, A0 Pins Mode Pin	-0.005	-2	μΑ (max)
V <sub>OH</sub>	Logic "1" Output Voltage	$V^{+} = 4.75V$ $I_{OUT} = -360 \ \mu A$ $DB0-DB7, \overline{OFL}, \overline{INT}$ $I_{OUT} = -10 \ \mu A$		2.4	V (min)
		DB0-DB7, OFL, INT		4.5	V (min)
V <sub>OL</sub>	Logic "0" Output Voltage	V+ = 4.75V I <sub>OUT</sub> = 1.6 mA DB0-DB7, OFL, INT, RDY		0.4	V (max)
lo	TRI-STATE Output Current	V <sub>OUT</sub> = 5.0V DB0-DB7, RDY	0.1	3	μA (max)
		V <sub>OUT</sub> = 0V DB0-DB7, RDY	-0.1	-3	μA (max)
SOURCE	Output Source Current	V <sub>OUT</sub> = 0V DB0-DB7, OFL, INT	-26	-6	mA (min)
ISINK	Output Sink Current	V <sub>OUT</sub> = 5V DB0-DB7, OFL, INT, RDY	24	7	mA (min)
IC	Supply Current	$\overline{CS} = \overline{WR} = \overline{RD} = 0$	11.5	25	mA (max)

## Electrical Characteristics (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating ratings. Operating Ratings indicate conditions for which the device is functional, but do not guarantee performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to the GND pin, unless otherwise specified.

Note 3: When the input voltage (V<sub>IN</sub>) at any pin exceeds the power supply voltage (V<sub>IN</sub> < GND or V<sub>IN</sub> > V<sup>+</sup>), the absolute value of the current at that pin should be limited to 5 mA or less. The 20 mA package input current specification limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 4: The power dissipation of this device under normal operation should never exceed 875 mW (Quiescent Power Dissipation + the loads on the digital outputs). Caution should be taken not to exceed absolute maximum power rating when the device is operating in a severe fault condition (e.g., when any input or output exceeds the power supply). The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$  (maximum junction temperature),  $\theta_{JA}$  (package junction to ambient thermal resistance), and  $T_A$  (ambient temperature). The maximum allowable power dissipation at any temperature is  $PD_{max} = (T_{JMAX} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. The table below details  $T_{JMAX}$  and  $\theta_{JA}$  for the various packages and versions of the ADC08061/2.

Part Number	TJMAX	θ <sub>JA</sub>
ADC08061/2BIN	105	51
ADC08061/2CIN	105	51
ADC08061/2BIWM	105	85
ADC08061/2CIWM	105	85

Note 5: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Note 6: Human body model, 100 pF discharged through a 1.5  $k\Omega$  resistor.


Note 7: Typicals are at 25°C and represent most likely parametric norm.

Note 8: Limits are guaranteed to National's AOQL (Average Output Quality Level).


Note 9: Total unadjusted error includes offset, full-scale, and linearity errors.


Note 10: Two on-chip diodes are tied to each analog input and are reversed biased during normal operation. One is connected to V<sup>+</sup> and the other is connected to GND. They will become forward biased and conduct when an analog input voltage is equal to or greater than one diode drop above V<sup>+</sup> or below GND. Therefore, caution should be exercised when testing with V<sup>+</sup> = 4.5V. Analog inputs with magnitudes equal to 5V can cause an input diode to conduct, especially at elevated temperatures. This can create conversion errors for analog signals near full-scale. The specification allows 50 mV forward bias on either diode; e.g., the output code will be correct as long as the analog input signal does not exceed the supply voltage by more than 50 mV. Exceeding this range on an unselected channel will corrupt the reading of a selected channel. An absolute analog input signal voltage range of 0V  $\leq$  V<sub>IN</sub>  $\leq$  SV can be achieved by ensuring that the minimum supply voltage applied to V<sup>+</sup> is 4.550V over temperature variations, initial tolerance, and loading.

Note 11: Off-channel leakage current is measured after the on-channel selection.










2-266

÷.



# Pin Description

VIN, VIN1-8 These are analog inputs. The input range is GND-50 mV  $\leq$  V<sub>INPUT</sub>  $\leq$  V<sup>+</sup> + 50 mV. The ADC08061 has a single input (VIN) and the ADC08062 has a two-channel multiplexer (VIN1-2).

- DB0-DB7 TRI-STATE data outputs-bit 0 (LSB) through bit 7 (MSB).
- WR-RD Mode (Logic high applied to MODE WR/RDY pin)

WR: With CS low, the conversion is started on the falling edge of WR. The digital result will be strobed into the output latch at the end of conversion (see Figures 2a. 2b. and 3).

RD Mode (Logic low applied to MODE pin) RDY: This is an open drain output (no internal pull-up device). RDY will go low after the falling edge of CS and return high at the end of conversion

Mode: Mode (RD or WR-RD) selection input-This pin is pulled to a logic low through an internal 50 µA current sink when left unconnected. RD Mode is selected if the MODE pin is left unconnected or externally forced low. A complete conversion is accomplished by pulling RD low until output data appears.

WR-RD Mode is selected when a high is applied to the MODE pin. A conversion starts with the WR signal's rising edge and then using RD to access the data.

WR-RD Mode (logic high on the MODE pin) This is the active low Read input. With a logic low applied to the CS pin, the TRI-STATE data outputs (DB0-DB7) will be activated when RD goes low (see Figures 2a, 2b and 3).

RD Mode (logic low on the MODE pin)

With CS low, a conversion starts on the falling edge of RD. Output data appears on DB0-DB7 at the end of conversion (see Figures 1 and 4).

This is an active low output that indicates that a conversion is complete and the data is in the output latch. INT is reset by the rising edge of RD.

This is the power supply ground pin. The ground pin should be connected to a "clean" ground reference point.

VREF-

VREF+

CS

OFL

These are the reference voltage inputs. They may be placed at any voltage between GND -50 mV and V+ + 50 mV, but VREE+ must be greater than V<sub>RFF-</sub>. Ideally, an input voltage equal to V<sub>RFF</sub> produces an output code of 0, and an input voltage greater than VREF+ -1.5 LSB produces an output code of 255.

For the ADC08062, an input voltage on any unselected input that exceeds V+ by more than 100 mV or is below GND by more than 100 mV will create errors in a selected channel that is operating within proper operating conditions.

This is the active low Chip Select input. A logic low signal applied to this input pin enables the RD and WR inputs. Internally, the CS signal is ORed with RD and WR signals.

Overflow Output. If the analog input is higher than V<sub>BEF+</sub> - 1/2 LSB, OFL will be low at the end of conversion. It can be used when cascading two ADC08061s to achieve higher resolution (9 bits). This output is always active and does not go into TRI-STATE as DB0-DB7 do. When OFL is set, all data outputs remain high when the ADC08061's output data is read.

NC No connection.

low.

This logic input is used to select one of the ADC08062's input multiplexer channels. A channel is selected as shown in the table be-

ADC08062 A0	Channel
0	V <sub>IN1</sub>
1	V <sub>IN2</sub>

v+

A0

Positive power supply voltage input. Nominal operating supply voltage is +5V. The supply pin should be bypassed with a 10 µF bead tantalum in parallel with a 0.1 ceramic capacitor. Lead length should be as short as possible.

MODE

RD

INT

GND

# **Application Information**


### **1.0 FUNCTIONAL DESCRIPTION**

The ADC08061 and ADC08062 perform an 8-bit analog-todigital conversion using a multi-step flash technique. The first flash generates the five most significant bits (MSBs) and the second flash generates the three least significant bits (LSBs). *Figure 5* shows the major functional blocks of the ADC08061/2's multi-step flash converter. It consists of an over-encoded  $21/_2$ -bit Voltage Estimator, an internal DAC with two different voltage spans, a 3-bit half-flash converter and a comparator multiplexer.

The resistor string near the center of the block diagram in *Figure 5* forms the internal main DAC. Each of the eight resistors at the bottom of the string is equal to 1/256 of the total string resistance. These resistors form the **LSB Ladder** and have a voltage drop of 1/256 of the total reference voltage ( $V_{REF}$  +  $-V_{REF}$ ) across them. The remaining resistors make up the **MSB Ladder**. They are made up of eight groups of four resistors connected in series. Each MSB Ladder section has  $\frac{1}{4}$  of the total reference voltage across it. Within a given MSB Ladder section, each of the MSB resistors has 8/256, or  $\frac{1}{22}$  of the total reference

voltage across it. Tap points are found between all of the resistors in both the MSB and LSB Ladders. Through the Comparator Multiplexer these tap points can be connected, in groups of eight, to the eight comparators shown at the right of *Figure 5*. This function provides the necessary reference voltages to the comparators during each flash conversion.

The six comparators, seven-resistor string (estimator DAC), and Estimator Decoder at the left of *Figure 5* form the Voltage Estimator. The estimator DAC connected between  $V_{REF+}$  and  $V_{REF-}$  generates the reference voltages for the six Voltage Estimator comparators. These comparators perform a very low resolution A/D conversion to obtain an "estimate" of the input voltage. This estimate is then used to control the Comparator Multiplexer, connecting the appropriate MSB Ladder section to the eight flash comparators. Only 14 comparators, six in the Voltage Estimator and eight in the flash converter, are needed to achieve the full eight-bit resolution, instead of 32 comparators that would be needed by traditional half-flash methods.



# Application Information (Continued)

A conversion begins with the Voltage Estimator comparing the analog input signal against the six tap voltages on the estimator DAC. The estimator decoder then selects one of the groups of tap points along the MSB Ladder. These eight tap points are then connected to the eight flash comparators. For example, if the analog input signal applied to V<sub>IN</sub> is between 0 and  $\frac{4}{16}$  of V<sub>REF</sub> (V<sub>REF</sub> = V<sub>REF</sub> + - V<sub>REF</sub> -), the estimator decoder instructs the comparator multiplexer to select the eight tap points between 8/256 and 2/8 of V<sub>REF</sub> and connects them to the eight flash comparators. The first flash conversion is now performed, producing the five MSBs of data.

The remaining three LSBs are generated next using the same eight comparators that were used for the first flash conversion. As determined by the results of the MSB flash, a voltage from the MSB Ladder equivalent to the magnitude of the five MSBs is subtracted from the analog input voltage as the upper switch is moved from position one to position two. The resulting remainder voltage is applied to the eight flash comparators and, with the lower switch in position two, compared with the eight from the LSB Ladder.

By using the same eight comparators for both flash conversions, the number of comparators needed by the multi-step converter is significantly reduced when compared to standard half-flash techniques.

Voltage Estimator errors as large as 1/16 of VREF (16 LSBs) will be corrected since the flash comparators are connected to ladder voltages that extend beyond the range specified by the Voltage Estimator. For example, if  $\frac{7}{16}$  V<sub>BFF</sub> < V<sub>IN</sub> < 9/16 VREF the Voltage Estimator's comparators tied to the tap points below %16 VREF will output "1"s (000111). This is decoded by the estimator decoder to "10". The eight flash comparators will be placed at the MSB Ladder tap points between 3/8 VREF and 5/8 VREF. The overlap of 1/16 VREF on each side of the Voltage Estimator's span will automatically correct an error of up to 16 LSBs (16 LSBs = 312.5 mV for  $V_{REF} = 5V$ ). If the first flash conversion determines that the input voltage is between 3/8 VRFF and 4/8 VRFF - LSB/2, the Voltage Estimator's output code will be corrected by subtracting "1". This results in a corrected value of "01". If the first flash conversion determines that the input voltage is between 8/16 VREF - LSB/2 and 5% VREF, the Voltage Estimator's output code remains unchanged.

After correction, the 2-bit data from both the Voltage Estimator and the first flash conversion are decoded to produce the five MSBs. Decoding is similar to that of a 5-bit flash converter since there are 32 tap points on the MSB Ladder. However, 31 comparators are not needed since the Voltage Estimator places the eight comparators along the MSB Ladder where reference tap voltages are present that fall above and below the magnitude of V<sub>IN</sub>. Comparators are not needed outside this selected range. If a comparator's output is a "0", all comparators above it will also have outputs of "0" and if a comparator's output is a "1", all comparators below it will also have outputs of "1".

### **2.0 DIGITAL INTERFACE**

The ADC08061/2 has two basic interface modes which are selected by connecting the **MODE** pin to a logic high or low.

### 2.1 RD Mode

With a logic low applied to the **MODE** pin, the converter is set to **Read** mode. In this configuration (see *Figure 1*), a complete version is done by pulling RD low, and holding low, until the conversion is complete and output data appears. This typically takes 655 ns. The INT (interrupt) line goes low at the end of conversion. A typical delay of 50 ns is needed between the rising edge of RD (after the end of a conversion) and the start of the next conversion (by pulling RD low). The RDY output goes low after the falling edge of  $\overline{CS}$  and goes high at the end-of-conversion. It can be used to signal a processor that the converter is busy or serve as a system Transfer Acknowledge signal. For the ADC08062 the data generated by the first conversion cycle after powerup is from an unknown channel.

### 2.2 RD Mode Pipelined Operation

Applications that require shorter RD pulse widths than those used in the **Read** mode as described above can be achieved by setting RD's width between 200 ns-400 ns (*Figure 4*). RD pulse widths outside this range will create conversion linearity errors. These errors are caused by exercising internal interface logic circuitry using CS and/or RD during a conversion.

When RD goes low, a conversion is initiated and the data from the previous conversion is available on the DB0-DB7 outputs. Reading D0-D7 for the first two times after powerup produces random data. The data will be valid during the third RD pulse that occurs after the first conversion.

### 2.3 WR-RD (WR then RD) Mode

The ADC08061/2 is in the WR-RD mode with the MODE pin tied high. A conversion starts on the falling edge of the WR signal. There are two options for reading the output data which relate to interface timing. If an interrupt-driven scheme is desired, the user can wait for the INT output to go low before reading the conversion result (see Figure 2b). Typically, INT will go low 520 ns, maximum, after WR's rising edge. However, if a shorter conversion time is desired, the processor need not wait for INT and can exercise a read after only 350 ns (see Figure 2a). If RD is pulled low before INT goes low, INT will immediately go low and data will appear at the outputs. This is the fastest operating mode (tRD stint ) with a conversion time, including data access time, of 560 ns. Allowing 100 ns for reading the conversion data and the delay between conversions gives a total throughput time of 660 ns (throughput rate of 1.5 MHz).

### 2.4 WR-RD Mode with Reduced Interface System Connection

CS and RD can be tied low, using only WR to control the start of conversion for applications that require reduced digital interface while operating in the WR-RD mode (Figure 3). Data will be valid approximately 705 ns following WR's rising edge.

### 2.5 Multiplexer Addressing

The ADC08062 has 2 multiplexer inputs. These are selected using the A0 multiplexer channel selection input. Table I

# Application Information (Continued)

shows the input code needed to select a given channel. The multiplexer address is latched when received but the multiplexer channel is updated after the completion of the current conversion.

TABLE	. Multiplexer	Addressing
-------	---------------	------------

ADC08062 A0	Channel
0	V <sub>IN1</sub>
1	V <sub>IN2</sub>

The multiplexer address data must be valid at the time of RD's falling edge, remain valid during the conversion, and can go high after RD goes high when operating in the Read Mode.

The multiplexer address data should be valid at or before the time of WR's falling edge, remain valid while WR is low, and go invalid after WR goes high when operating in the WR-RD Mode.

### **3.0 REFERENCE INPUTS**

The two VREE inputs of the ADC08061/2 are fully differential and define the zero to full-scale input range of the A to D converter. This allows the designer to vary the span of the analog input since this range will be equivalent to the voltage difference between VREF+ and VREF-. Transducers with minimum output voltages above GND can also be compensated by connecting V<sub>BEF</sub> to a voltage that is equal to this minimum voltage. By reducing VREF (VREF = VREF+ VRFF-) to less than 5V, the sensitivity of the converter can be increased (i.e., if VREF = 2.5V, then 1 LSB = 9.8 mV). The ADC08061/2's reference arrangement also facilitates ratiometric operation and in many cases the ADC08061/2's power supply can be used for transducer power as well as the VREF source. Ratiometric operation is achieved by connecting VREF- to GND and connecting VREF+ and a transducer's power supply input to V+. The ADC08061/2's linearity degrades when VREF+ - VREFis less than 2.0V.

The voltage at V<sub>REF</sub> – sets the input level that produces a digital output of all zeros. Though V<sub>IN</sub> is not itself differential, the reference design affords nearly differential-input capability for some measurement applications. *Figure 6* shows one possible differential configuration.

It should be noted that, while the two V<sub>REF</sub> inputs are fully differential, the digital output will be zero for any analog input voltage if V<sub>REF</sub>  $\geq$  V<sub>REF</sub>+.

### 4.0 ANALOG INPUT AND SOURCE IMPEDANCE

The ADC08061/2's analog input circuitry includes an analog switch with an "on" resistance of  $70\Omega$  and capacitance of 1.4 pF and 12 pF (see *Figure 6*). The switch is closed during the A/D's input signal acquisition time (while WR is low when using the WR-RD Mode). A small transient current flows into the input pin each time the switch closes. A transient voltage, whose magnitude can increase as the source impedance increases, may be present at the input. So long as the source impedance is less than 500 $\Omega$ ; the input voltage transient will not cause errors and need not be filtered.


Large source impedances can slow the charging of the sampling capacitors and degrade conversion accuracy. Therefore, only signal sources with output impedances less than  $500\Omega$  should be used if rated accuracy is to be achieved at the minimum sample time (100 ns maximum). A signal source with a high output impedance should have its output buffered with an operational amplifier. Any ringing or voltage shifts at the op amp's output during the sampling period can result in conversion errors.

Correct conversion results will be obtained for input voltages greater than GND -100 mV and less than V<sup>+</sup> + 100 mV. Do not allow the signal source to drive the analog input pin more than 300 mV higher than V<sup>+</sup>, or more than 300 mV lower than GND. The current flowing through any analog input pin should be limited to 5 mA or less to avoid permanent damage to the IC if an analog input pin is forced beyond these voltages. The sum of all the overdrive currents into all pins must be less than 20 mA. Some sort of protection scheme should be used when the input signal is expected to extend more than 300 mV beyond the power supply limits. A simple protection network using resistors and diodes is shown in *Figure 8*.

### 6.0 INHERENT SAMPLE-AND-HOLD

An important benefit of the ADC08061/2's input architecture is the inherent sample-and-hold (S/H) and its ability to measure relatively high speed signals without the help of an external S/H. In a non-sampling converter, regardless of its speed, the input must remain stable to at least  $\frac{1}{2}$  LSB throughout the conversion process if full accuracy is to be maintained. Consequently, for many high speed signals, this signal must be externally sampled and held stationary during the conversion.

The ADC08061 and ADC08062 are suitable for DSP-based systems because of the direct control of the S/H through



TL/H/11086-19






FIGURE 6. ADC08061 and ADC08062 Equivalent Input Circuit Model

# Application Information (Continued)





Note the multiple bypass capacitors on the reference and power supply pins. VREF- should be bypass to analog ground using multiple capacitors if it is not grounded (see Section 7.0 "Layout, Grounds, and Bypassing"). VIN1 is shown with an optional input protection network.

### **FIGURE 8. Typical Connection**

the WR signal. The WR input signal allows the A/D to be synchronized to a DSP system's sampling rate or to other ADC08061 and ADC08062s.

The ADC08061 can perform accurate conversions of fullscale input signals at frequencies from dc to more than 300 kHz (full power bandwidth) without the need of an external sample-and-hold (S/H).

### 7.0 LAYOUT, GROUNDS, AND BYPASSING

In order to ensure fast, accurate conversions from the ADC08061/2, it is necessary to use appropriate circuit board layout techniques. Ideally, the analog-to-digital converter's ground reference should be low impedance and free of noise from other parts of the system. Digital circuits can produce a great deal of noise on their ground returns

and, therefore, should have their own separate ground lines. Best performance is obtained using separate ground planes for the digital and analog parts of the system.

VIN

GND

VREF+

V<sub>RFF-</sub>

TL/H/11086-22

The analog inputs should be isolated from noisy signal traces to avoid having spurious signals couple to the input. Any external component (e.g., an input filter capacitor) connected across the inputs should be returned to a very clean ground point. Incorrectly grounding the ADC08061/2 will result in reduced conversion accuracy.

The V<sup>+</sup> supply pin, V<sub>REF+</sub>, and V<sub>REF-</sub> (if not grounded) should be bypassed with a parallel combination of a 0.1 µF ceramic capacitor and a 10 µF tantalum capacitor placed as close as possible to the supply pin using short circuit board traces. See Figures 7 and 8.