

# $550kSPS\,16\text{-BIT}\,ADC$ in $\mu SO$

AD7686\*

## **Preliminary Technical Data**

#### FEATURES

16 Bits Resolution with No Missing 16-Bit Codes Throughput: 550 kSPS (Warp mode) 450 kSPS (Normal mode) 380 kSPS (Impulse mode) INL: ± 3LSB Max (±0.0046 % of Full-Scale) S/(N+D): 89 dB Typ @ 10 kHz THD: -95 dB Typ @ 10 kHz **Pseudo-Differential Analog input range:** 0V to V<sub>REF</sub> with V<sub>REF</sub> up to VDD **No Pipeline Delay** Single Supply Operation 5V and 2.7V with 2.5V/3V/5V logic interface Multiple ADCs Daisy Chain and Busy Indicator **Programmable Input Bandwidth** Serial Interface SPI/QSPI/µWire/DSP compatible 30 mW @ 5V/380ksps, 18mW @ 3V/380kSPS Typical Power Dissipation, 80 μW @ 5V/1kSPS Stand-by current ( acquisition phase ): 1  $\mu$ A Max  $\mu$ -SOIC Package ( $\mu$ -SO8 size) Pin-to-Pin Compatible with the AD7685, AD7687, AD7688

Battery Powered Equipment Data Acquisition Instrumentation Medical Instruments Process Control


#### **GENERAL DESCRIPTION**

The AD7686 is a 16-bit, 550 kSPS, charge redistribution successive-approximation, Analog-to-Digital Converter which operates from a single power supply. It contains a high-speed 16-Bit sampling ADC without any missing code, an internal conversion clock, error correction circuits, and a flexible serial interface port. The part also contain a low noise, wide bandwidth, very short aperture delay track/hold circuit which can sample an analog input range from 0V to REF. The reference voltage REF is applied externally and can be set up to the supply voltage.

It features a very high sampling rate mode (Warp) and, for asynchronous conversion rate applications, a fast mode (Normal) and, for low power applications, a reduced power mode (Impulse) where the power is scaled with the throughput.

\*Patent pending. REV. Pr G

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



µSO/SOT23 16 Bit ADC

Type / kSPS	100 kSPS	250 kSPS	380 - 550 kSPS
True	<u>AD7684</u>	<u>AD7687</u>	<u>AD7688</u>
Differential			
Pseudo	<u>AD7683</u>	<u>AD7685</u>	<u>AD7686</u>
Differential			
Unipolar	<u>AD7680</u>		

The serial interface features the possibility to "Daisy chain" several ADCs on a single 3 wires bus and provides an optionnal Busy indicator.

The AD7686 is hardware factory calibrated. It is fabricated using CMOS process and is housed in 10-lead  $\mu$ SOIC package with operation specified from -40°C to +85°C.

#### **PRODUCT HIGHLIGHTS**

1. Superior INL

The AD7686 has a maximum integral non linearity of 3 LSB with no missing 16-bit code.

#### 2. Fast Throughput.

The AD7686 is a very high speed (550 kSPS in Warp mode and 450 kSPS in Normal mode), charge redistribution, 16-Bit SAR ADC with no pipeline delay.

#### 3. 2.7V or 5V Single Supply Operation

The AD7686 operates from a single supply, dissipates only TBD mW typical (Impulse), and even lower when a reduced throughput is used. It consumes 1  $\mu$ A maximum during the acquisition phase.

4. Serial Interface with OVDD, Daisy Chain and Busy 2.5V, 3 V or 5 V logic 3-wire serial interface arrangement compatible with SPI and DSP host.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel:
 781/329-4700
 World Wide Web Site: http://www.analog.com

 Fax:
 781/326-8703
 © Analog Devices, Inc., 2003

# **AD7686—SPECIFICATIONS** ( $T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{REF} = 5V$ , VDD = 5 V, 0VDD = 2.3V to 5.25V, unless otherwise noted.)

Parameter	Conditions	Min	Tun	Max	Unit
	Conditions		Тур	Max	
RESOLUTION		16			Bits
ANALOG INPUT Voltage Range Absolute Input Voltage Analog Input CMRR Leakage Current at 25 °C Input Impedance	IN+ - IN- I N + IN- f <sub>IN</sub> = TBD kHz 550kSPS Throughput		TBD T B D nalog Input Section	V <sub>REF</sub> VDD + 0.3 TBD	V V V dB n A
THROUGHPUT SPEED					
Complete Cycle Throughput Rate Complete Cycle Throughput Rate Complete Cycle Throughput Rate	In Warp Mode In Warp Mode In Normal Mode In Normal Mode In Impulse Mode In Impulse Mode	1 0 0		1.8 550 2.2 450 2.6 380	μ s k S P S μ s k S P S μ s k S P S
DC ACCURACY No Missing Codes Integral Linearity Error Transition Noise Gain Error <sup>2</sup> , T <sub>MIN</sub> to T <sub>MAX</sub> Gain Error Temperature Drift Offset Error <sup>2</sup> , T <sub>MIN</sub> to T <sub>MAX</sub> Offset Temperature Drift Power Supply Sensitivity	REF = 5 V VDD = 5 V ± 5%	16 -3	± 1 0.7 ±TBD ±TBD ±TBD ±TBD	+ 3 ±TBD ±TBD	Bits LSB <sup>1</sup> LSB % of FSR ppm/°C LSB ppm/°C LSB
AC ACCURACY Signal-to-Noise Spurious Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion)	$ \begin{array}{l} f_{IN} = TBD \ \text{kHz} \\ \end{array} $	88 88	89 95 95 89 2 9	TBD	dB <sup>3</sup> dB dB dB dB d B
Intermodulation Distortion Second Order Terms Third Order Terms –3 dB Input Bandwidth	Bandwidth Limit on Bandwidth Limit off		TBD TBD 2 9		dB dB M H z M H z
SAMPLING DYNAMICS Aperture Delay Aperture Jitter Transient Response	Full-Scale Step		T B D T B D	400	ns psrms ns
REFERENCE External Reference Voltage Rang External Reference Current Drain		0.5	TBD	VDD+0.3	V μ Α
DIGITAL INPUTS Logic Levels V <sub>IL</sub> V <sub>IH</sub> I <sub>IL</sub> I <sub>IH</sub>	OVDD = 2.7V to 5.25V OVDD = 2.3V to 5.25V	-0.3 +2.0 +1.7 -1 -1		+0.8 OVDD + 0.3 OVDD + 0.3 +1 +1	V V V μΑ μΑ
DIGITAL OUTPUTS Data Format Pipeline Delay V <sub>OL</sub> V <sub>OH</sub>	I <sub>SINK</sub> = 500 μA I <sub>SOURCE</sub> = -500 μA	Conversio	erial 16-Bits Straight I on Results Available I ter Completed Conve	Immediately	V V

NOTES

 $^1\text{LSB}$  means Least Significant Bit. With the 5 V input range, one LSB is 76.3  $\mu V.$ 

 $^{2}$ See Definition of Specifications section. These specifications do include full temperature range variation but do not include the error contribution from the external reference.  $^{3}$ All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale unless otherwise specified.

Specifications subject to change without notice.

### AD7686

Parameter	Conditions	Min	Тур	Max	Unit
POWER SUPPLIES					
VDD	Specified Performance	4.75	5	5.25	V
VDD Range	•	2.7		5.25	V
OVDD		2.7		5.25	V
Operating Current	550 kSPS Throughput <sup>4</sup>				
VDD	VDD = 5V		TBD		m A
OVDD			TBD		μA
Power Dissipation (VDD = $5V$ )	380 kSPS Throughput <sup>5</sup>		30	TBD	m W
- · · · ·	1 kSPS Throughput <sup>5</sup>		80		μW
	During acquisition phase <sup>5</sup>			TBD	μW
	550 kSPS Throughput <sup>4</sup>		44	TBD	m W
TEMPERATURE RANGE <sup>6</sup>					
Specified Performance	$T_{MIN}$ to $T_{MAX}$	-40		+85	°C

NOTES

<sup>4</sup>In Warp mode.

<sup>5</sup>In Impulse mode. With all digital inputs forced to OVDD or GND respectively.

<sup>6</sup>Contact factory for extended temperature range.

Specifications subject to change without notice.

### TIMING SPECIFICATIONS (-40°C to +85°C, VDD = 4.75 V to 5.25V, 0VDD = 2.7 V to 5.25 V, unless otherwise stated)

	Symbol	Min Typ	Max	Unit
Conversion Time: CNV Rising Edge to Data available	t <sub>CONV</sub>	0.7/0.9/1.1	1.4/1.8/2.2	μs
(Warp mode / Normal mode / Impulse mode )				
Acquisition Time	t <sub>ACQ</sub>	400		ns
Time Between Conversions	t <sub>CYC</sub>	1.8/2.2/2.6	note 1	μs
CNV Pulse width ( $\overline{CS}$ mode)	t <sub>CNVH</sub>	5		ns
SCK Period	t <sub>SCK</sub>	15		ns
SCK Low Time	t <sub>SCKH</sub>	7		ns
SCK High Time	t <sub>SCKL</sub>	7		ns
SCK Falling Edge to Data remains Valid	t <sub>HSDO</sub>	5		ns
SCK Falling Edge to Data Valid delay	t <sub>DSDO</sub>			
OVDD above 4.75V			13	ns
OVDD above 3V			20	ns
OVDD above 2.7V			27	ns
CNV or SDI Low to SDO D15 MSB Valid ( $\overline{CS}$ mode)	t <sub>EN</sub>			
OVDD above 4.75V			15	ns
OVDD above 2.7V			30	ns
CNV or SDI High or last SCK Falling Edge				
to SDO High Impedance (CS mode)	t <sub>DIS</sub>		30	ns
SDI valid Setup Time from CNV rising edge ( $\overline{CS}$ mode)	t <sub>SSDICNV</sub>	8		ns
SDI valid Hold Time from CNV rising edge ( $\overline{CS}$ mode)	t <sub>HSDICNV</sub>	0		ns
SCK valid Setup Time from CNV rising edge (Chain mode)	t <sub>ssckcnv</sub>	8		ns
SCK valid Hold Time from CNV rising edge (Chain mode)	t <sub>HSCKCNV</sub>	5		ns
SDI valid Setup Time from SCK falling edge (Chain mode)	t <sub>ssdisck</sub>	8		ns
SDI valid Hold Time from SCK falling edge (Chain mode)	t <sub>hsdisck</sub>	0		ns
SDI High to SDO High (Chain mode with Busy indicator)	t <sub>dsdosdi</sub>			
OVDD above 4.75V			15	ns
OVDD above 2.7V			30	ns

NOTES

<sup>1</sup>In Warp mode, the maximum time between conversion is 1ms; otherwise, there is no required maximum time. Specifications subject to change without notice.

# AD7686-SPECIFICATIONS

#### Internal Power Dissipation<sup>3</sup> ..... 325 mW ABSOLUTE MAXIMUM RATINGS<sup>1</sup> Junction Temperature ..... 150°C Analog Inputs IN+<sup>2</sup>, IN-, REF, ..... GND -0.3 V to VDD + 0.3 V Storage Temperature Range .....-65°C to +150°C Lead Temperature Range Supply Voltages (Soldering 10 sec) ..... 300°C VDD, OVDD to GND ..... -0.3 V to 7 V VDD to OVDD .....±7 V NOTES Digital Inputs to GND $\dots$ -0.3 V to OVDD + 0.3 V <sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent Digital Outputs to GND .... -0.3 V to OVDD + 0.3 V damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>See Analog Input section.

<sup>3</sup>Specification is for device in free air:  $\mu$ SOIC-10:  $\theta_{IA} = 200^{\circ}$ C/W.

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Brand		
AD7686BRM AD7686BRMRL7 EVAL-AD7686CB <sup>1</sup> EVAL-CONTROL BRD2 <sup>2</sup> EVAL-CONTROL BRD3 <sup>2</sup>	-40°C to +85°C -40°C to +85°C	μSOIC-10 μSOIC-10 Evaluation Board Controller Board Controller Board	RM-10 RM-10 (reel)			

#### NOTES

<sup>1</sup>This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRDx for evaluation/demonstration purposes.

<sup>2</sup>These boards allow a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.




Figure 1. Load Circuit for Digital Interface Timing.




Figure 2. Voltage Reference Levels for Timing.

#### AD7686 PIN CONFIGURATION

• AD7686	10 OVDD 9 SDI 8 SCK 7 SDO 6 CNV	
	6 CNV	
	• AD7686	9 SDI AD7686 8 SCK

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7686 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### **PIN FUNCTION DESCRIPTIONS**

Pin #	Mnemonic		Function
1	REF	AI	Reference Input Voltage. The REF range is from TBD to VDD. It is referred to the GND ground. This pin should be decoupled closely to the pin with a TBD $\mu$ Fcapacitor.
2	VDD	Р	Input Power Supply.
3	I N +	ΑI	Analog Input. It is referred to IN The voltage range, difference between IN+ and IN-, is 0V to $V_{REF}$ .
4	IN-	ΑI	Sense Analog Input Ground. To be connected to the analog ground plane or to a remote sense ground.
5	GND	Р	Power Supply Ground.
6	CNV	DI	Convert Input. This input has multiple functions. On its leading edge, it initiates the conversions, it selects the interface mode of the part, Chain or $\overline{CS}$ mode, and in chain mode, it enables the busy indicator feature if SCK is high. In $\overline{CS}$ mode, it can enable the serial output signal when low. In Chain mode, the data should be read when CNV is high.
7	SDO	DO	Serial Data Output. The conversion result or the programming configuration word are ouput on this pin. It is synchronized to SCK.
8	SCK	DI	Serial Data Clock Input. When the part is selected, the conversion result is shifted out by this clock. If less than 16 pulses are applied when the part is selected, the programming configuration is updated.
9	SDI	DI	Serial Data Input. This input provides multiple features. It selects the interface mode of the ADC as follows: The Chain mode is selected if SDI is low during the CNV rising edge. In this Chain mode, SDI could be used as a data input to daisy chain the conversion results from two or more ADCs onto a single SDO line. The digital data level on SDI is output on SDO with
			a delay of 16 SCK cycles. The $\overline{CS}$ mode is selected if SDI is high during the CNV rising edge. In this $\overline{CS}$ mode, either SDI or CNV can enable the serial output signals when low and if SDI or CNV is low when the conversion is complete, the busy indicator feature is enabled.
10	OVDD	Р	Input/Output Interface Digital Power. Nominally at the same supply than the host inter face (2.5V, 3V or 5V).

NOTES

AI = Analog Input DI = Digital Input DO = Digital Output

P = Power

#### **DEFINITION OF SPECIFICATIONS**

#### **INTEGRAL NONLINEARITY ERROR (INL)**

Linearity error refers to the deviation of each individual code from a line drawn from "negative full scale" through "positive full scale". The point used as "negative full scale" occurs 1/2 LSB before the first code transition. "Positive full scale" is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

#### DIFFERENTIAL NONLINEARITY ERROR (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

#### GAIN ERROR

The last transition (from 111...10 to 111...11) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (4.999886 V for the 0 V to 5 V range). The gain error is the deviation of the actual level of the last transition from the ideal level after the offset has been adjusted out.

#### **OFFSET ERROR**

The first transition should occur at a level 1/2 LSB above analog ground (38.1  $\mu V$  for the 0 V to 5 V range). The offset error is the deviation of the actual transition from that point.

#### SPURIOUS FREE DYNAMIC RANGE (SFDR)

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

#### EFFECTIVE NUMBER OF BITS (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to S/(N+D) by the following formula:

ENOB = 
$$(S/[N+D]_{dB} - 1.76)/6.02)$$

and is expressed in bits.

#### TOTAL HARMONIC DISTORTION (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

#### SIGNAL-TO-NOISE RATIO (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

#### SIGNAL TO (NOISE + DISTORTION) RATIO (S/[N+D])

S/(N+D) is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/(N+D) is expressed in decibels.

#### APERTURE DELAY

Aperture delay is a measure of the acquisition performance and is measured from the rising edge of the CNV input to when the input signal is held for a conversion.

#### TRANSIENT RESPONSE

The time required for the AD7686 to achieve its rated accuracy after a full-scale step function is applied to its input.




Figure 3. ADC Simplified Schematic

#### **CIRCUIT INFORMATION**

The AD7686 is a fast, low-power, single-supply, precise 16-bit analog-to-digital converter (ADC) using successive approximation architecture.

The AD7686 features different modes to optimize performances according to the applications.

In Warp mode, the AD7686 is capable of converting 550,000 samples per second (550 kSPS).

In Impulse mode, the AD7686 is capable of converting 380,000 samples per second (380 kSPS) and allow power saving between conversions. When operating at 1kSPS, for example, it consumes typically 48  $\mu$ W with a 3V supply, ideal for battery-powered applications.

The AD7686 provides the user with an on-chip track/hold, successive approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications.

The AD7686 can be operated from a single 2.7 V to 5.5V supply and be interfaced to either 5 V or 3.3 V or 2.5 V digital logic. It is housed in a 10-lead  $\mu$ SO package that combines space savings and allows flexible configurations. The AD7686 is pin-to-pin-compatible with the AD7685, the AD7687 and the AD7688.

The CNV rising edge is used as a sampling edge. It puts the track and hold in hold position and initiates the conversion process. Because the AD7686 has an on board conversion clock, the serial clock SCK is not required for the conversion process. When the conversion is complete and whatever the CNV state is, the part returns automatically in a power-down mode with the track and hold in track position.

#### **CONVERTER OPERATION**

The AD7686 is a successive approximation analog-todigital converter based on a charge redistribution DAC. Figure 3 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors which are connected to the two comparator inputs. During the acquisition phase, terminals of the array tied to the comparator's input are connected to GND via SW<sub>+</sub> and SW. All independent switches are connected to the analog inputs. Thus, the capacitor arrays are used as sampling capacitors and acquire the analog signal on IN+ and IN- inputs. When the acquisition phase is complete and the CNV input goes high, a conversion phase is initiated. When the conversion phase begins, SW<sub>+</sub> and SW<sub>-</sub> are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the inputs IN+ and IN- captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND or REF, the comparator input varies by binary weighted voltage steps (V<sub>REF</sub>/2,  $V_{REF}/4 \dots V_{REF}/65536$ ). The control logic toggles these switches, starting with the MSB first, in order to bring the comparator back into a balanced condition. After the completion of this process, the control logic generates the ADC output code and a BUSY signal indicator.

#### **Modes of Operation**

The AD7686 features three modes of operations, Warp, Normal, and Impulse. Each of these modes is more suitable for specific applications.

The Warp mode allows the fastest conversion rate up to 550 kSPS. However, in this mode, and this mode only, the full specified accuracy is guaranteed only when the time between conversion does not exceed 1 ms. If the time between two consecutive conversions is longer than 1 ms, for instance, after power-up, the first conversion result should be ignored. This mode makes the AD7686 ideal for applications where fast sample rate are required.

The normal mode is the fastest mode (450 kSPS) without any limitation about the time between conversions. This mode makes the AD7686 ideal for asynchronous applications such as data acquisition systems, where both high accuracy and fast sample rate are required.

The impulse mode, the lowest power dissipation mode, allows power saving between conversions. The maximum throughput in this mode is 380 kSPS. When operating at

1 kSPS, for example, it typically consumes only 48  $\mu$ W. This feature makes the AD7686 ideal for battery-powered applications.

#### **Transfer Functions**

The ideal transfer characteristic for the AD7686 is shown in Figure 4 and Table I.




Figure 4. ADC Ideal Transfer Function

Table I.	Output	Codes	and	Ideal	Input	Voltages
----------	--------	-------	-----	-------	-------	----------

Description	Analog Input V <sub>REF</sub> = 5V	Digital Output Code Hexa
FSR -1 LSB Midscale + 1 LSB Midscale Midscale - 1 LSB -FSR + 1 LSB -FSR	$\begin{array}{c} 4.999924 \ V\\ 2.500076 \ V\\ 2.5 \ V\\ 2.499924V\\ 76.3 \mu V\\ 0 \ V \end{array}$	FFFF <sup>1</sup> 8001 8000 7FFF 0001 0000 <sup>2</sup>

NOTES

 $^1 This$  is also the code for overrange analog input  $(V_{\rm IN^+}$  –  $V_{\rm IN^-}$  above  $V_{REF}$  –  $V_{GND}). ^{2}This is also the code for underrange analog input (<math display="inline">V_{IN^{+}}$  –  $V_{IN}$  below

 $V_{GND}$ ).

#### DIGITAL INTERFACE

Though the AD7686 has a reduced number of pins, it offers flexibility in its serial interface modes:

The AD7686, used in " $\overline{\text{CS}}$  mode", is compatible to SPI, QSPI digital hosts and DSPs (e.g.:Blackfin ADSP-BF53x or ADSP-219x). This interface can use either 3 or 4 wires. Three wires interface using CNV, SCK and SDO signals, minimizes wiring connections useful, for instance, in isolated applications. Four wires interface using SDI, CNV, SCK and SDO signals allows CNV, used to initiate the conversions, to be independent of the reading timing (SDI). That is useful in, low jitter sampling or simultaneous sampling applications.

The AD7686, used in "Chain mode", provides a "daisy chain" feature using the SDI input for cascading multiple ADCs on a single data line.

The mode in which the part operates depends on the SDI level when the CNV rising edge occurs. The  $\overline{CS}$  mode is selected if SDI is high and the chain mode is selected if SDI is low. The SDI hold time is such that when SDI and CNV are connected together, the chain mode is always selected.

The AD7686 also offers the possibility, as an option and with both modes, to force a start bit in front of the 16 data bits. This start bit can be used as a busy signal indicator to interrupt the digital host and trigger the data reading.

The busy indicator is output or not depending on the mode as follows:

In  $\overline{CS}$  mode, the busy indicator occurs if CNV or SDI is low when the ADC conversion ends.

In Chain mode, the busy indicator will be outputed if SCK is high during the CNV rising edge.

#### **CS** MODE 3 wires without Busy indicator

This mode is usually used when a single AD7686 is connected to an SPI compatible digital host. The connection diagram is shown in figure 5 and the corresponding timing is given in figure 6.

With SDI tied to OVDD, a rising edge on CNV initiates a conversion, selects the  $\overline{CS}$  mode and forces SDO in high impedance. Once a conversion is initiated, it will be processed until completion whatever the state of CNV is. For instance, it could be useful to bring CNV low to select other SPI devices such as analog multiplexers but CNV must be returned high before the minimum conversion time and held high until the maximum conversion time to avoid the generation of the busy signal indicator. When the conversion is complete, the AD7686 enters in acquisition phase and in reduced power mode. When CNV goes low, the MSB is output on SDO. The remaining data bits are then clocked by subsequent SCK driving edges. the driving edge can be either the falling or rising depending how the part is programmed. The data is valid on both SCK edges. Although the opposite edge of the driving edge can be used to capture the data, a digital host with acceptable hold time using also the SCK driving edge will allow a faster reading rate. After the 16th SCK driving edge or when CNV goes high, whichever is the earliest, SDO returns to high impedance.




Figure 5.  $\overline{CS}$  mode 3 wires without busy indicator Connection Diagram ( SDI high ).




Figure 6. CS mode 3 wires without busy indicator Serial InterfaceTiming (SDI high ).

### AD7686

#### CS MODE 3 wires with Busy indicator

This mode is usually used when a single AD7686 is connected to an SPI compatible digital host having an interrupt input.

The connection diagram is shown in figure 7 and the corresponding timing is given in figure 8.

With SDI tied to OVDD, a rising edge on CNV initiates a conversion, selects the  $\overline{CS}$  mode and forces SDO in high impedance. SDO is maintained in high impedance until the completion of the conversion whatever the state of CNV is. Prior to the minimum conversion time, CNV could be used to select other SPI devices such as analog multiplexers but CNV must be returned low before the minimum conversion time and held low until the maximum conversion time to guarantee the generation of the busy signal indicator. When the conversion is complete, SDO goes from high impedance to low. With a pull-up on SDO line, this transition can be used as an interrupt signal to trigger the data reading controlled by the digital host. The AD7686 also enters in acquisition phase and in reduced power mode. The data bits are then clocked out, MSB first, by subsequent SCK driving edges. The SCK driving edge, either falling or rising should be selected using a programming sequence. The data is valid on both SCK edges. Although the opposite edge of the rising edge can be used to capture the data, a digital host with acceptable hold time using also the SCK driving edge will allow a faster reading rate. After the optional 17th SCK driving edge or when CNV goes high whichever is the earliest, SDO returns to high impedance.




Figure 7.  $\overline{CS}$  mode 3 wires with busy indicator Connection Diagram ( SDI high ).




Figure 8. CS mode 3 wires with busy indicator Serial Interface Timing (SDI high).

#### **CS** MODE 4 wires without Busy indicator

This mode is usually used when multiple AD7686's are connected to an SPI compatible digital host. A connection diagram example using two AD7686's is shown in figure 9 and the corresponding timing is given in figure 10.

With SDI high, a rising edge on CNV initiates a conversion, selects the  $\overline{CS}$  mode and forces SDO in high impedance. In this mode, CNV is held high during the conversion phase and the subsequent data reading. SDI must be high before the minimum conversion time and held high until the maximum conversion time to avoid the generation of the busy signal indicator. When the conversion is complete, the AD7686 enters in acquisition phase and in reduced power mode. Each ADC result can be read by bringing low its SDI input which outputs the MSB on

SDO. The remaining data bits are then clocked by subsequent SCK driving edges. The SCK driving edge, either falling or rising should be selected using a programming sequence. The data is valid on both SCK edges. Although the opposite edge of the driving edge can be used to capture the data, a digital host with acceptable hold time using also the SCK driving edge will allow a faster reading rate and more AD7686s on a single SPI port. After the 16th SCK driving edge or when SDI goes high whichever is the earliest, SDO returns to high impedance and another AD7686 can be read.




Figure 9. CS mode 4 wires without busy indicator Connection Diagram.




Figure 10. CS mode 4 wires without busy indicator Serial InterfaceTiming.

### AD7686

#### **CS** MODE 4 wires with Busy indicator

This mode is usually used when a single AD7686 is connected to an SPI compatible digital host having an interrupt input and it is desired to keep CNV, used to sample the analog input, independent of the signal used to select the data reading. This requirement is particularly important in applications where low jitter on CNV is desired.

The connection diagram is shown in figure 11 and the corresponding timing is given in figure 12. With SDI high, a rising edge on CNV initiates a conver-

sion, selects the  $\overline{CS}$  mode and forces SDO in high impedance. In this mode, CNV is held high during the conversion phase and the subsequent data reading. Prior to the minimum conversion time, SDI could be used to select other SPI devices such as analog multiplexers but SDI must be returned low before the minimum conversion time and held low until the maximum conversion time to guarantee the generation of the busy signal indicator. When the conversion is complete, SDO goes from high impedance to low. With a pull-up on SDO line, this transition can be used as an interrupt signal to trigger the data reading controlled by the digital host. The AD7686 also enters in acquisition phase and in reduced power mode. The data bits are then clocked out, MSB first, by subsequent SCK driving edges. The SCK driving edge, either falling or rising should be selected using a programming sequence. The data is valid on both SCK edges. Although the opposite edge of the driving edge can be used to capture the data, a digital host with acceptable hold time using also the SCK driving edge will allow a faster reading rate. After the optional 17th SCK driving edge or SDI goes high whichever is the earliest, the SDO returns to high impedance.




Figure 11.  $\overline{CS}$  mode 4 wires with busy indicator Connection Diagram .




Figure 12. CS mode 4 wires with busy indicator Serial Interface Timing.

#### Chain MODE without Busy indicator

This mode can be used to "daisy-chain" multiple AD7686's on a single 3 wire serial interface. This feature is useful for reducing component count and wiring connections when desired as, for instance, in isolated multiconverter application or for systems with a limited capacity for interfacing to a large number of converters. A connection diagram example using two AD7686's is shown in figure 13 and the corresponding timing is given in figure 14.

With SDI tied to ground, SDO is low when CNV is low. With SCK low, a rising edge on CNV initiates a conversion, selects the Chain mode and disables the busy indicator. In this mode, CNV is held high during the conversion phase and the subsequent data reading. When the conversion is complete, the MSB is output on SDO, the AD7686 enters in acquisition phase and in reduced power mode. The remaining data bits stored in the internal output data shift register are then clocked by subsequent SCK driving edges. The SCK driving edge, either falling or rising should be selected using a programming sequence. This internal output data shift register is also filled in on each SCK driving edge by the SDI data. By connecting SDO output of an "upstream" device to the SDI input of a "downstream" device, after the 16th SCK driving edge, the MSB of the "upstream" device is output on SDO and, consequently, the result of all devices in the chain is output serially on the SDO output of the last "downstream" device. The data is valid on both SCK edges. Although the opposite edge of the driving edge can be used to capture the data, a digital host with acceptable hold time using also the SCK driving edge will allow a faster reading rate and more AD7686s in the chain. Because the ADCs are read during the acquisition phase, the maximum conversion is reduced depending on the length of the chain. For instance, with a 5ns digital host set-up time and 5V interface, up to four AD7686's running at a conversion rate of 400 kSPS in warp mode can be "daisy-chain" to a single 3 wire port.




Figure 13. Chain mode without busy indicator Connection Diagram.




Figure 14. Chain mode without busy indicator Serial InterfaceTiming.

### AD7686

#### Chain MODE with Busy indicator

This mode can also be used to "daisy-chain" multiple AD7686's on a single 3 wire serial interface while providing a busy indicator.

A connection diagram example using three AD7686's is shown in figure 15 and the corresponding timing is given in figure 16.

With SDI and CNV tied together, SDO is low when CNV is low. With SCK high, a rising edge on CNV/SDI initiates a conversion, selects the Chain mode and enables the busy indicator feature. In this mode, CNV is held high during the conversion phase and the subsequent data reading. When the conversion is complete and SDI is high, SDO goes high, this transition on SDO can be used as an interrupt signal to trigger the data reading controlled by the digital host. The AD7686 also enters in acquisition

phase and in reduced power mode. The data bits stored in the internal output data shift register are then clocked out, MSB first, by subsequent SCK driving edges. The SCK driving edge, either falling or rising should be selected using a programming sequence. This internal output data shift register is also filled in by the SDI data on each SCK driving edge except the first one. By connecting SDO output of an "upstream" device to the SDI input of a "downstream" device, after the 17th SCK driving edge, the MSB of the "upstream" device is output on SDO and, consequently, the result of all devices in the chain is output serially on the SDO output of the last "downstream" device. Similarly, the busy indicator propagates through the chain such that SDO goes high only when all upstream devices conversions are complete. Although the opposite edge of the driving edge can be used to capture the data, a digital host with acceptable hold time using also the SCK driving edge will allow a faster reading rate and more AD7686s in the chain. For instance, with a 5ns digital host set-up time and 5V interface, up to four AD7686's running at a conversion rate of 400 kSPS in warp mode can be "daisy-chain" to a single 3 wire port.




Figure 15. Chain mode with busy indicator Connection Diagram .




Figure 16. Chain mode with busy indicator Serial Interface Timing.

#### **Programming Configuration**

The AD7686 offers the following features which can be selected by the user:

- The modes of operation Warp, Normal or Impulse.

- An internal input low pass filter which limits the bandwidth of the sample-and-hold to reduce noise and alias effect can be enabled.

- The driving edge used to output the data on SDO can be either the rising or the falling edge.

- For interface modes generating the busy indicator, this transition can be synchronized to SCK.

- For ease of use, the configuration can be reset by a single command.

- The configuration can be also read back to confirm the desired operation.

The programming configuration is modified only if less than 16 rising edges are applied on SCK input when the part is selected after the end of conversion. The configuration is actually updated when the part is deselected again. The number of SCK rising edges allows the feature selection according to the table I. The settings are undefined at power-up, therefore a "reset to default settings" programming of the AD7686 has to be done after power-up. The AD7686 is selected and the SCK rising edges are counted:

- In  $\overline{CS}$  mode, when CNV is low and SDI is high (figure 17), or when SDI is low and CNV is high (figure 19). If CNV and SDI are both low, the previous SCK rising edges which occurred during the current part selection are ignored and the configuration is not changed when the part is deselected.

- In Chain mode, when CNV is high (figure 18).

The AD7686 is deselected and the configuration is updated:

- In  $\overline{CS}$  mode, when CNV goes high while SDI is high (figure 17), or when SDI goes high while CNV is high (figure 19).

- In Chain mode, when CNV goes low (figure 18).

In  $\overline{CS}$  mode using CNV to select the part (figure 17) or in Chain mode (figure 18), only one single change of the configuration can be done per conversion. However, a "Reset to default settings" command (3 or 8 SCK pulses ) changes the configuration to a factory predefined configuration (warp mode, High bandwidth, asynchronous busy indicator and falling SCK driving edge ). SPI compatible digital hosts offer the possibility to send 8 SCK pulses by software. A truncated valid ADC result is still available on the SDO output.

SDI=1	Reset	SDI=0	Reset
CNV		CNV	<u>`</u>
	ACQUISITION		ACQUISITION
SCK		scк	
SDO	D15 D14 D13 D12 D11 D10 D9 D8	SDO	D15 D14 D13 D12 D11 D10 D9 D8
Figure 17. Example o	of programming configuration using CNV in $\overline{CS}$ mode.	Figure 18. Example o Si	of programming configuration using DI in Chain mode.
CNV		*	
ACQUISITION CONVERSION	ACQUISITION	" CONVE	RSION ACQUISITION
scк	Reset Synchronous Busy Readback		
SDOD1	5 D14 D13 D13 D12 D12 D11 D10 D9 D8	" D1 D0	

Figure 19. Example of programming configuration using SDI in  $\overline{CS}$  mode followed by a configuration readback.

In  $\overline{CS}$  mode, using SDI to select the part, a complete new configuration could be selected during a single conversion as shown in figure 19. In this case, the selected feature depends on the total number of SCK rising edges seen since the end of conversion. The data on the SDO output is still the valid ADC result and the complete 16 bits result can be read. In the example shown figure 19, the selected configuration is high bandwidth, synchronous busy indicator, falling SCK driving edge, warp mode and the configuration will be readback after the subsequent conversion.

When the mode of operation is changed to warp mode, the next conversion result should be ignored. In  $\overline{\text{CS}}$  mode, using SDI to select the part or in Chain

mode, when the mode of operation is changed to normal mode, the next conversion should be initiated after a  $t_{ACQ}$  delay to provide a valid result otherwise the next conversion result should be ignored for any change to normal mode.

When the mode of operation is changed to impulse mode, the next conversion can be initiated immediately and provides a valid result.

When the readback command is selected, the configuration will be output on the SDO pin in place of the ADC result during the data read of the following conversion as shown in figure 19.

Number of SCK rising edges	Program Feature	Value	Default Settings at Reset	Readback
0	No effect			
1	No effect			1
2	No effect			1
3	Reset to Default settings			0
4	Toggle Bandwidth	High Bandwidth = 1, Low Bandwidth = $0$	High Bandwidth	0 or 1
5	Toggle Busy Indicator synchronisation	Synchronous = 1, Asynchronous = 0	Asynchronous	0 or 1
6	Toggle SCK Driving edge synchronisation	$\begin{array}{l} \text{Rising} = 1, \\ \text{Falling} = 0 \end{array}$	Falling edge	0 or 1
7	Readback content			0
8	Reset to Default settings			0
9	Set Impulse	Impulse = 1, Warp or Normal = 0	0	0 or 1
10	No effect			0
11	Set Normal	Normal = 1, Impulse or Warp = $0$	0	0 or 1
12	No effect			0
13	Set Warp	Warp = 1, Impulse or Normal = 0	Warp	0 or 1
14	No effect			0
15	No effect			1
>15	No effect			1

#### Table I. Programming Configuration

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

10-Lead μSOIC (RM-10)

