

DESCRIPTION

Data is stored in a single storage matrix which is addressed via 2 independent sets of address inputs, designated respectively as Port A and Port B.

Data can be read from memory via either Port A or B, through their respective output sets. However, input data (latched on the leading edge of write enable in the input data latches) is written only in memory locations specified by the address on Port A, regardless of Port B.

When both Port addresses are equal, data from the same location can be read in either or both Port output sets by means of output select lines S_A and S_B . During Write, new data stored in memory is immediately transferred on both Port output sets.

When both Port addresses are different, 2 different locations can be simultaneously read from memory. It is also possible to simultaneously read through Port B while writing new input data through Port A by utilizing the " A_N " address to specify the location of the word to be written, and the " B_N " address to specify the word to be read.

Both devices are ideally suited for high speed accumulator and buffer memories, and can be readily expanded to form larger arrays by means of their output select and write enable lines.

Both the 82S12 and 82S112 are available over the limited temperature range of +10°C to +75°C. Over this temperature range, specify N82S12/82S112F,N.


FEATURES

- Address access time: 40ns max
- Write cycle time: 65ns max
- Power dissipation: 8.5mW/bit typ
- Input loading: -250 μ A max
- On-chip address decoding
- Output options:
82S12 Open collector
82S112 Tri-state
- Non-inverting outputs
- Input data latches
- Two write enable lines
- Separate output enable lines
- Output follows data input during write
- TTL compatible

APPLICATIONS

- Buffer memory
- Accumulator register
- Data routing/shifting
- ALU control
- Multiprocessor memory management
- Bandwidth increase by multi-operand fetch
- Communication controllers
- I/O data packing/unpacking
- Large FIFO memories

PIN CONFIGURATION




TRUTH TABLE

MODE	WE	\overline{WE}	I_N	$\overline{S_A}$	$\overline{S_B}$	PORT	82S12		82S112	
						ADDRESS	(O _N)A	(O _N)B	(O _N)A	(O _N)B
Disabled				1	1	X	1	1	Hi-Z	Hi-Z
Read	0	X	X	0	1	A = B	Stored Data	1	Stored Data	Hi-Z
				1	0		1	Stored Data	Hi-Z	Stored Data
				0	0		Stored Data	Stored Data	Stored Data	Stored Data
				0	0		Stored Data	Stored Data	Stored Data	Stored Data
	X	1		0	1	A ≠ B	{A _N }	1	{A _N }	Hi-Z
				1	0		1	{B _N }	Hi-Z	{B _N }
0			0	{A _N }	{B _N }		{A _N }	{B _N }		
Write	1	0	1/0	1	1	A = B	1	1	Hi-Z	Hi-Z
				0	1		I _N	1	I _N	Hi-Z
				1	0		1	I _N	Hi-Z	I _N
				0	0		I _N	I _N	I _N	I _N
				1	1	A ≠ B	1	1	Hi-Z	Hi-Z
				0	1		I _N	1	I _N	Hi-Z
				1	0		1	{B _N }	Hi-Z	{B _N }
				0	0		I _N	{B _N }	I _N	{B _N }

X = Don't care
| | = Contents of

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER ¹	RATING	UNIT
V _{CC} Supply voltage	+7	Vdc
V _{IN} Input voltage	+5.5	Vdc
V _{OH} High (82S12)	+5.5	Vdc
V _O Off-state (82S112)	+5.5	Vdc
I _{IN} Input current	±30	mA
I _{OUT} Output current	+100	mA
Temperature range		°C
T _A Operating	0 to +75	
T _{STG} Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS $+10^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER ¹	TEST CONDITIONS	82S12			82S112			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	
V_{IH} Input voltage High ¹ V_{IL} Low ¹ V_{IC} Clamp ^{1,3}	$V_{CC} = 5.25\text{V}$ $V_{CC} = 4.75\text{V}$ $V_{CC} = 4.75\text{V}$, $I_{IN} = -18\text{mA}$	2		0.85 -1.2	2		0.85 -1.2	V
V_{OH} Output voltage High ^{1,4} V_{OL} Low ^{1,5}	$V_{CC} = 4.75\text{V}$ $I_{OH} = -2\text{mA}$ $I_{OL} = 9.6\text{mA}$		0.35	0.45	2.4	0.35	0.45	V
I_{IH} Input current High I_{IL} Low	$V_{IN} = 5.5\text{V}$ $V_{IN} = 0.45\text{V}$		1 -10	25 -250		1 -10	25 -250	μA
I_{OLK} Output current Leakage ⁶ $I_{O(OFF)}$ Hi-Z state ⁶	$V_{CC} = 5.25\text{V}$ $V_{OUT} = 5.25\text{V}$ $V_{OUT} = 5.25\text{V}$ $V_{OUT} = 0.45\text{V}$ $V_{OUT} = 0\text{V}$		1	40		1 -1	40 -40 -70	μA μA mA
I_{OS} Short circuit ^{3,7}					-20			
I_{CC} V_{CC} supply current ⁸	$V_{CC} = 5.25\text{V}$		110	160		110	160	mA
C_{IN} Capacitance Input V_{OUT} Output	$V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$		5 8			5 8		pF


AC ELECTRICAL CHARACTERISTICS $+10^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$, $R_1 = 470\Omega$, $R_2 = 1\text{k}\Omega$, $C_L = 30\text{pF}$

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ ²	Max	
T_{AA} Access time Address T_{SE} Port select	Output Output	Address Output enable			40 30	ns
T_{SD} Disable time Port deselect	Output	Output enable			30	ns
T_{WD} Valid time	Output	Write enable			40	ns
T_{WSA} Setup time T_{WHA} Hold time	Write enable	Address	15 5	10 0		ns
T_{WSD} Setup time T_{WHD} Hold time	Write enable	Data in	15 10			
T_{WP} Pulse width Write enable			45			ns


NOTES

- All voltage values are with respect to network ground terminal.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$.
- Test one at the time.
- Measured with V_{IL} applied to $\overline{S_X}$ and a logic high stored.
- Measured with a logic low stored. Output sink current is supplied through a resistor to V_{CC} .
- Measured with V_{IH} applied to $\overline{S_X}$.
- Duration of short circuit should not exceed 1 second.
- I_{CC} is measured with all inputs at 4.5V and the outputs open.


TEST LOAD CIRCUIT




VOLTAGE WAVEFORM



TIMING DIAGRAMS



TIMING DIAGRAMS (Cont'd)



MEMORY TIMING

DEFINITIONS

- | | |
|------------------------|---|
| T_{SE} | Delay between beginning of Output Enable low (with Address valid) and when Data Output becomes valid. |
| T_{SD} | Delay between when Output Enable becomes high and Data Output is in Hi-Z or high state. |
| T_{AA} | Delay between beginning of valid Address (with Output Enable low) and when Data Output becomes valid. |
| T_{WHD} | Required delay between end of Write Enable pulse and end of valid Input Data. |
| T_{WP} | Width of Write Enable pulse. |
| T_{WSA} | Required delay between beginning of valid Address and beginning of Write Enable pulse. |
| T_{WSD} | Required delay between beginning of valid Data Input and end of Write Enable pulse. |
| T_{WD} | Delay between beginning of Write Enable pulse and when Data Output reflects the Data Input. |
| T_{WHA} | Required delay between end of Write Enable pulse and end of valid Address. |

