

#### 74LVXC3245

# 8-Bit Dual Supply Configurable Voltage Interface Transceiver with 3-STATE Outputs for 3V System

#### **General Description**

The LVXC3245 is a 24-pin dual-supply, 8-bit configurable voltage interface transceiver suited for PCMCIA and other real time configurable I/O applications. The  $V_{\rm CCA}$  pin accepts a 3V supply level. The A port is a dedicated 3V port. The  $V_{\rm CCB}$  pin accepts a 3V-to-5V supply level. The B port is configured to track the  $V_{\rm CCB}$  supply level respectively. A 5V level on the  $V_{\rm CC}$  pin will configure the I/O pins at a 5V level and a 3V  $V_{\rm CC}$  will configure the I/O pins at a 3V level. The A port should interface with a 3V host system and the B port to the card slots. This device will allow the  $V_{\rm CCB}$  voltage source pin and I/O pins on the B port to float when  $\overline{\rm OE}$  is HIGH. This feature is necessary to buffer data to and from a PCMCIA socket that permits PCMCIA cards to be inserted and removed during normal operation.

#### **Features**


- Bidirectional interface between 3V and 3V-to-5V buses
- Control inputs compatible with TTL level
- Outputs source/sink up to 24 mA
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Available in SOIC, QSOP, and TSSOP packages
- Implements patented EMI reduction circuitry
- lacktriangle Flexible  $V_{CCB}$  operating range
- Allows B port and V<sub>CCB</sub> to float simultaneously when  $\overline{\text{OE}}$  is HIGH
- Functionally compatible with the 74 series 245

#### **Ordering Code:**

	Order Number	Package Number	Package Description
74LVXC3245WM M24B			24-Lead (0.300" Wide) Molded Small Outline Package, SOIC JEDEC
	74LVXC3245QSC MQA24		24-Lead (0.150" Wide) Molded Shrink Small Outline Package, QSOP
1	74LVXC3245MTC	MTC24	24-Lead Thin Shrink Small Outline Package, TSSOP

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

### **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description			
ŌĒ	Output Enable Input			
T/R	Transmit/Receive Input			
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-STATE Outputs			
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-STATE Outputs			

#### **Connection Diagram**

Pin Assignment for SOIC, QSOP, and TSSOP




# **Truth Table**

Inj	outs	Outputs				
ŌĒ	T/R					
L	L	Bus B Data to Bus A				
L	Н	Bus A Data to Bus B				
Н	X	HIGH-Z State				

H = High Voltage Level
L = Low Voltage Level
X = Immaterial

# **Logic Diagram**



#### **Absolute Maximum Ratings** (Note 1)

-0.5V to +7.0V Supply Voltage ( $V_{CCA}$ ,  $V_{CCB}$ ) DC Input Voltage (V<sub>I</sub>) @  $\overline{OE}$ , T/ $\overline{R}$ -0.5V to  $V_{CCA}$  +0.5V DC Input/Output Voltage (V<sub>I/O</sub>) @ A<sub>n</sub> -0.5V to  $V_{\rm CCA}$  +0.5V @ B<sub>n</sub> -0.5V to  $V_{\rm CCB}$  +0.5V DC Input Diode Curr. ( $I_{IK}$ ) @  $\overline{OE}$ ,  $T/\overline{R}$ ±20 mA DC Output Diode (IOK)Current ±50 mA DC Output Source or Sink Current ±50 mA  $(I_O)$ DC  $V_{CC}$  or Ground Current per Output Pin ( $I_{CC}$  or  $I_{GND}$ ) ±50 mA and Max Current ±200 mA Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C DC Latch-Up Source or Sink

# Recommended Operating Conditions (Note 2)

Supply Voltage

 $\rm V_{IN}$  from 30% to 70% of  $\rm V_{CC}$   $\rm V_{CC}$  @ 3.0V, 4.5V, 5.5V

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: The A port unused pins (inputs or I/Os) must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Paramet	Parameter		V <sub>CCB</sub> (V)	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C to +85°C	Units	Conditions	
			(V)	(,,	Typ Gu		uaranteed Limits			
V <sub>IHA</sub>	Minimum High	A <sub>n</sub> ,	2.7	3.0		2.0	2.0	V	V <sub>OUT</sub> ≤ 0.1V	
	Level Input	ŌĒ	3.0	3.6		2.0	2.0		or   ≥V <sub>CC</sub> = 0.1V	
	Voltage	T/R	3.6	5.5		2.0	2.0			
/ <sub>IHB</sub>	]	B <sub>n</sub>	2.7	3.0		2.0	2.0			
			3.0	3.6		2.0	2.0			
			3.6	5.5		3.85	3.85			
/ <sub>ILA</sub>	Maximum Low	A <sub>n</sub> ,	2.7	3.0		0.8	0.8	V	V <sub>OUT</sub> ≤ 0.1V	
	Level Input	ŌĒ	3.0	3.6		0.8	0.8		or   ≥V <sub>CC</sub> = 0.1V	
	Voltage	T/R	3.6	5.5		0.8	0.8			
V <sub>ILB</sub>	1	B <sub>n</sub>	2.7	3.0		0.8	0.8			
			3.0	3.6		0.8	0.8			
			3.6	5.5		1.65	1.65			
V <sub>OHA</sub>	Minimum High Leve	el .	3.0	3.0	2.99	2.9	2.9	V	I <sub>OUT</sub> = -100 μA	
	Output Voltage		3.0	3.0	2.85	2.56	2.46		I <sub>OH</sub> = -12 mA	
			3.0	3.0	2.65	2.35	2.25		I <sub>OH</sub> = -24 mA	
			2.7	3.0	2.5	2.3	2.2		I <sub>OH</sub> = -12 mA	
			2.7	4.5	2.3	2.1	2.0		I <sub>OH</sub> = -24 mA	
/онв	1		3.0	3.0	2.99	2.9	2.9	V	I <sub>OUT</sub> = -100 μA	
			3.0	3.0	2.85	2.56	2.46		I <sub>OH</sub> = -12 mA	
			3.0	3.0	2.65	2.35	2.25		I <sub>OH</sub> = -24 mA	
			3.0	4.5	4.25	3.86	3.76		I <sub>OH</sub> = -24 mA	
/ <sub>OLA</sub>	Maximum Low Leve	el	3.0	3.0	0.002	0.1	0.1	V	I <sub>OUT</sub> = 100 μA	
	Output Voltage		3.0	3.0	0.21	0.36	0.44		I <sub>OL</sub> = 24 mA	
			2.7	3.0	0.11	0.36	0.44		I <sub>OL</sub> = 12 mA	
			2.7	4.5	0.22	0.42	0.5		I <sub>OL</sub> = 24 mA	
V <sub>OLB</sub>	1		3.0	3.0	0.002	0.1	0.1	٧	I <sub>OUT</sub> = 100 μA	
			3.0	3.0	0.21	0.36	0.44		I <sub>OL</sub> = 24 mA	
			3.0	4.5	0.18	0.36	0.44		I <sub>OL</sub> = 24 mA	
In	Maximum Input		3.6	3.6		±0.1	±1.0	μA	V <sub>I</sub> = V <sub>CCA</sub> , GND	
	Leakage Current @ <del>OE</del> , T/ <del>R</del>		3.6	5.5		±0.1	±1.0			

±300 mA

www.fairchildsemi.com

# DC Electrical Characteristics (Continued)

Symbol	Parameter		V <sub>CCA</sub>	V <sub>CCB</sub> (V)	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C to +85°C	Units	Conditions	
•		(V)	Тур		Guaranteed Limits					
I <sub>OZA</sub>	Maximum 3-STATE Output Leakage @ A <sub>n</sub>		3.6	3.6		±0.5	±5.0	μA	$V_I = V_{IL}, V_{IH},$	
			3.6	5.5		±0.5	±5.0		OE = V <sub>CCA</sub>	
									V <sub>O</sub> = V <sub>CCA</sub> , GND	
I <sub>OZB</sub>	Maximum 3-STATE		3.6	3.6		±0.5	±5.0	μA	$V_I = V_{IL}, V_{IH},$	
	Output Leakage		3.6	5.5		±0.5	±5.0		OE = V <sub>CCA</sub>	
	@ B <sub>n</sub>								V <sub>O</sub> = V <sub>CCB</sub> , GND	
$\Delta I_{CC}$	Maximum	B <sub>n</sub>	3.6	5.5	1.0	1.35	1.5	mA	V <sub>I</sub> = V <sub>CCB</sub> -2.1V	
	I <sub>CC</sub> /Input	All Inputs	3.6	3.6		0.35	0.5	1	V <sub>I</sub> = V <sub>CC</sub> -0.6V	
I <sub>CCA1</sub>	Quiescent V <sub>CCA</sub>								A <sub>n</sub> = V <sub>CCA</sub> or GND	
	Supply Current		3.6	Open		5	50	μA	$B_n = Open, \overline{OE} = V_{CCA},$	
	as B Port Floats								$T/\overline{R} = V_{CCA}, V_{CCB} = Open$	
I <sub>CCA2</sub>	Quiescent V <sub>CCA</sub>		3.6	3.6		5	50	μA	$A_n = V_{CCA}$ or GND,	
	Supply Current		3.6	5.5		5	50		$B_n = V_{CCB}$ or GND,	
									$\overline{OE}$ = GND, T/ $\overline{R}$ = GND	
I <sub>CCB</sub>	Quiescent V <sub>CCB</sub>		3.6	3.6		5	50	μA	$A_n = V_{CCA}$ or GND,	
	Supply Current		3.6	5.5		8	80		$B_n = V_{CCB}$ or GND,	
									$\overline{OE}$ = GND, T/ $\overline{R}$ = V <sub>CCA</sub>	
V <sub>OLPA</sub>	Quiet Output		3.3	3.3		0.8		V	(Notes 3, 4)	
	Maximum Dynamic		3.3	5.0		0.8				
V <sub>OLPB</sub>	V <sub>OL</sub>		3.3	3.3		0.8		V	(Notes 3, 4)	
			3.3	5.0		1.5				
V <sub>OLVA</sub>	Quiet Output		3.3	3.3		-0.8		V	(Notes 3, 4)	
	Minimum Dynamic		3.3	5.0		-0.8				
V <sub>OLVB</sub>	V <sub>OL</sub>		3.3	3.3		-0.8		V	(Notes 3, 4)	
			3.3	5.0		-1.2				
V <sub>IHDA</sub>	Minimum High		3.3	3.3		2.0		V	(Notes 3, 5)	
	Level Dynamic		3.3	5.0		2.0				
V <sub>IHDB</sub>	Input Voltage		3.3	3.3		2.0		V	(Notes 3, 5)	
			3.3	5.0		3.5				
V <sub>ILDA</sub>	Maximum Low		3.3	3.3		0.8		V	(Notes 3, 5)	
	Level Dynamic		3.3	5.0		0.8				
V <sub>ILDB</sub>	Input Voltage		3.3	3.3		0.8		V	(Notes 3, 5)	
			3.3	5.0		1.5				

Note 3: Worst case package.

 $\textbf{Note 4:} \ \ \text{Max number of outputs defined as (n). Data inputs are driven 0V to V_{CC} level; one output at GND.}$ 

Note 5: Max number of Data Inputs (n) switching. (n-1) inputs switching 0V to V<sub>CC</sub> level. Input-under-test switching: V<sub>CC</sub> level to threshold (V<sub>IHD</sub>), 0V to threshold (V<sub>ILD</sub>), f = 1 MHz.

#### **AC Electrical Characteristics**

		$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$ $V_{CCA} = 2.7V-3.6V$ $V_{CCB} = 4.5V-5.5V$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$ $V_{CCA} = 2.7V - 3.6V$ $V_{CCB} = 4.5V - 5.5V$		$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$ $V_{CCA} = 2.7V - 3.6V$ $V_{CCB} = 3.0V - 3.6V$			T <sub>A</sub> = -40°	C to +85°C	
										$C_L = 50 \text{ pF}$ $V_{CCA} = 2.7V - 3.6V$ $V_{CCB} = 3.0V - 3.6V$		Units
Symbol	Parameter											
Зуппоот												
		Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	
			(Note 6)					(Note 7)				
t <sub>PHL</sub>	Propagation Delay	1.0	4.8	8.0	1.0	8.5	1.0	5.5	8.5	1.0	9.0	ns
$t_{PLH}$	A to B	1.0	3.9	6.5	1.0	7.0	1.0	5.2	8.0	1.0	8.5	
t <sub>PHL</sub>	Propagation Delay	1.0	3.8	6.5	1.0	7.0	1.0	4.4	7.0	1.0	7.5	ns
$t_{PLH}$	B to A	1.0	4.3	7.5	1.0	8.0	1.0	5.1	7.5	1.0	8.0	
t <sub>PZL</sub>	Output Enable Time	1.0	4.7	8.0	1.0	8.5	1.0	6.0	9.0	1.0	9.5	ns
$t_{PZH}$	OE to B	1.0	4.8	8.5	1.0	9.0	1.0	6.1	9.5	1.0	10.0	
t <sub>PZL</sub>	Output Enable Time	1.0	5.9	9.5	1.0	10.0	1.0	6.4	10.0	1.0	10.5	ns
$t_{PZH}$	OE to A	1.0	5.4	9.0	1.0	9.5	1.0	5.8	9.0	1.0	9.5	
t <sub>PHZ</sub>	Output Disable Time	1.0	4.0	8.0	1.0	8.5	1.0	6.3	9.5	1.0	10.0	ns
$t_{PLZ}$	OE to B	1.0	3.8	7.5	1.0	8.0	1.0	4.5	8.0	1.0	8.5	
t <sub>PHZ</sub>	Output Disable Time	1.0	4.6	9.5	1.0	10.0	1.0	5.2	9.5	1.0	10.0	ns
$t_{PLZ}$	OE to A	1.0	3.1	6.5	1.0	7.0	1.0	3.4	6.5	1.0	7.0	
t <sub>OSHL</sub>	Output to Output											
t <sub>OSLH</sub>	Skew (Note 8)		1.0	1.5		1.5		1.0	1.5		1.5	ns
	Data to Output											

Note 6: Typical values at  $V_{CCA} = 3.3V$ ,  $V_{CCB} = 5.0V @ 25^{\circ}C$ .

Note 7: Typical values at  $V_{CCA}$  = 3.3V,  $V_{CCB}$  = 3.3V @ 25°C.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSHL</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.


## Capacitance

Symbol	Parameter		Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance		4.5	pF	V <sub>CC</sub> = Open
C <sub>I/O</sub>	Input/Output Capacitance		10	pF	V <sub>CCA</sub> = 3.3V
					V <sub>CCB</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation	A→B	50	pF	V <sub>CCB</sub> = 5.0V
	Capacitance	B→A	40	pF	V <sub>CCA</sub> = 3.3V

Note 9: C<sub>PD</sub> is measured at 10 MHz.


## Configurable I/O Application for PCMCIA Cards

## **Block Diagram**



The LVXC3245 is a 24-pin dual supply device well suited for PCMCIA configurable I/O applications. Ideal for low power notebook designs, the LVXC3245 consumes less than 1 mW of quiescent power in all modes of operation. The LVXC3245 meets all PCMCIA I/O voltage requirements at 5V and 3.3V operation. By tying  $V_{\rm CCB}$  of the LVXC3245 to the card voltage supply, the PCMCIA card will always experience rail to rail output swings, maximizing the reliability of the interface.

The  $V_{\rm CCA}$  pin on the LVXC3245 must always be tied to a 3V power supply. This voltage connection provides internal references needed to account for variations in  $V_{\rm CCB}$ . When connected as in the figure above, the LVXC3245 meets all the voltage and current requirements of the ISA bus standard (IEEE P996).



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 7.72 4.16 $7.8 \pm 0.1$ - A -0.42 TYP LAND PATTERN RECOMMENDATION GAGE PLANE 6.4 0.25 4.4 ± 0.1 -B-3.2 SEATING PLANE 0.6 ± 0.1 DETAIL A △ 0.2 C B A TYPICAL SEE DETAIL D ALL LEAD TIPS (0.90)△ 0.1 C ALL LEAD TIPS MAX -C-0.65 TYP 0.09-0.20 TYP 0.10 ± 0.05 TYP 0.19 - 0.30 TYP 0.13 M Α ВS c (S) MTC24 (REV B) 24-Lead Thin Shrink Small Outline Package, TSSOP

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

Package Number MTC24

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Cent

Customer Response Center Tel: 1-888-522-5372 Fax: 972-910-8036 Fairchild Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Hong Kong Ltd. 8/F Room 808 Empire Centre 68 Mody Road, Tsimshatsui East Kowloon, Hong Kong Tel: 852-2722-8338 Fax: 852-2722-8383

Fairchild Semiconductor

Fairchild Semiconductor Japan Ltd. 4F, Natsume BI, 2-18-6 Yushima, Bunkyo-ku, Tokyo 113-0034, Japan Tel: 81-3-3818-8840 Fax: 81-3-3818-8450

www.fairchildsemi.com