

29F68

256 Kbit Dynamic RAM Controller

General Description


The 29F68 is a high-performance memory controller, replacing many SSI and MSI devices by grouping several unique functions. It provides two 9-bit address latches and two 9-bit counters for row and column address generation during refresh. A 2-bit bank select latch for row and column address generation during refresh, and a 2-bit bank select latch for the two high order address bits are provided to select one of the four RAS and CAS outputs.

The 29F68 is functionally equivalent to AMD's Am2968 and Motorola's MC74F2968.


Features

- ☐ High-performance memory controller
- □ Replaces many SSI and MSI devices by grouping several unique functions
- □ Functionally equivalent to AMD's Am2968 and Motorola's MC74F2968
- □ Provides control for 16K, 64K, or 256K dynamic RAM systems
- □ Outputs directly drive up to 88 DRAMs
- Highest order two address bits select one of four banks of RAMs
- ☐ Chip Select for easy expansion
- □ Provides memory refresh with error correction mode

Logic Symbol



Connection Diagram



Name	1/0	Description
AR ₀ -AR ₈ AC ₀ -AC ₈	-	Address Inputs. AR_0-AR_8 are latched in as the 9-bit Row Address for the RAM. These inputs drive Q_0-Q_8 when the 29F68 is in the Read/Write mode and MSEL is LOW. AC_0-AC_8 are latched in as the Column Address, and will drive Q_0-Q_8 when MSEL is HIGH and the 29F68 is in the Read/Write mode. The addresses are latched with the Latch Enable (LE) signal.
SEL ₀ -SEL ₁	l	Bank Select. These two inputs are normally the two higher order address bits, and are used in the Read/Write mode to select which bank of memory will be receiving the RAS _n and CAS _n signals after RASI and CASI go HIGH.
LE		Latch Enable. This active-HIGH input causes the Row, Column and Bank Select latches to become transparent, allowing the latches to accept new input data. A LOW input on LE latches the input data, assuming it meets the setup and hold time requirements.
MSEL	l	Multiplexer Select. This input determines whether the Row or Column Address will be sent to the memory address inputs. When MSEL is HIGH the Column Address is selected, while the Row Address is selected when MSEL is LOW. The address may come from either the address latch or refresh address counter depending on MC ₀ , MC ₁ .
CS	ı	Chip Select. This active-LOW input is used to enable the 29F68. When CS is active, the 29F68 operates normally in all four modes. When CS goes HIGH, the device will not enter the Read/Write mode. This allows other devices to access the same memory that the 29F68 is controlling (e.g., DMA controller).
ŌĒ	I	Output Enable. This active-LOW input enables/disables the output signals. When OE is HIGH, the outputs of the 29F68 enter the high impedance state. The OE signal allows more than one 29F68 to control the same memory, thus providing an easy method to expand the memory size.
MC ₀ , MC ₁	I	Mode Control. These inputs are used to specify which of the four operating modes the 29F68 should be using. The description of the four operating modes is given in the Mode Control Function Table.
Q ₀ -Q ₈	0	Address Outputs. These address outputs will feed the DRAM address inputs and provide drive for memory systems up to 500 pF in capacitance.
RASI	I	Row Address Strobe Input. During normal memory cycles, the decoded RAS _n output (RAS ₀ , RAS ₁ , RAS ₂ or RAS ₃) is forced LOW after receipt of RASI. In either refresh mode, all four RAS _n outputs will go LOW following RASI going HIGH.
RAS ₀ -RAS ₃	0	Row Address Strobe. Each one of the Row Address Strobe outputs provides a $\overline{\text{RAS}}_n$ signal to one of the four banks of dynamic memory. Each will go LOW only when selected by SEL_0 and SEL_1 and only after RASI goes HIGH. All four go LOW in response to RASI in either of the Refresh modes.
CASI	I	Column Address Strobe Input. This input going active will cause the selected CAS _n output to be forced LOW.
CAS ₀ -CAS ₃	0	Column Address Strobe. During normal Read/Write cycles the two select bits (SEL ₀ , SEL ₁) determine which CAS _n output will go active following CASI going HIGH. When memory error correction is performed, only the CAS _n signal selected by CNTR ₀ and CNTR ₁ will be active. For non-error correction cycles, all four CAS _n outputs remain HIGH.

Functional Description

The 29F68 is designed to be used with 16k, 64k, or 256k dynamic RAMs and is functionally equivalent to AMD's AM2968. The 29F68 provides row/column address multiplexing, refresh address generation and bank selection for up to four banks of RAMs.

Twenty (20) address bits (AR $_0$ -AR $_8$, AC $_0$ -AC $_8$, and bank select addresses SEL $_0$ and SEL $_1$) are presented to the controller. These addresses are latched by a 20-bit latch. A 20-bit counter generates the refresh address.

A 9-bit multiplexer selects the output address between the input row address, column address, refresh counter row address, column address, or zero (clear). Four RAS and four CAS outputs select the appropriate bank of RAMs and strobe in the row and column addresses.

It should be noted that the counters are cleared (MC_0 , $MC_1=1,1$) on the next RASI transition, but the Q outputs are asynchronously cleared through the multiplexer.

Mode Control Function Table

MC ₁	MC ₀	Operating Mode
0	0	Refresh without Error Correction. Refresh cycles are performed with only the Row Counter being used to generate addresses. In this mode, all four \overline{RAS}_n outputs are active while the four \overline{CAS}_n signals are kept HIGH.
0	1	Refresh with Error Correction/Initialize—During this mode, refresh cycles are done with both the Row and Column counters generating the addresses. MSEL is used to select between the Row and Column counter. All four RAS _n outputs go active in response to RASI, while only one CAS _n output goes LOW in response to CASI. The Bank Counter keeps track of which CAS _n output will go active. This mode is also used on system power-up so that the memory can be written with a known data pattern.
1	0	Read/Write— This mode is used to perform Read/Write cycles. Both the Row and Column addresses are latched and multiplexed to the address output lines using MSEL; SEL ₀ and SEL ₁ are decoded to determine which RAS _n and CAS _n will be active.
1	1	Clear Refresh Counter—This mode will clear the three refresh counters (Row, Column, and Bank) on the HIGH-to-LOW transition of RASI, putting them at the start of the refresh sequence. In this mode, all four $\overline{\text{RAS}}_n$ are driven LOW upon receipt of RASI so that DRAM wake-up cycles may be performed. This mode also asynchronously clears the Q_n outputs.

Address Output Function Table

CS	MC ₁	MC ₀	MSEL	Mode	MUX Output
L	L	L	Х	Refresh without Error Correction	Row Counter Address
	L	Н	н	Refresh with Error Correction	Column Counter Address
			L		Row Counter Address
	Н	L	Н	Read/Write	Column Address Latch
			L		Row Address Latch
	Н	н	х	Clear Refresh Counter	Zero
Н	L	L	Х	Refresh without Error Correction	Row Counter Address
	L	Н	Н	Refresh with Error Correction	Column Counter Address
			L		Row Counter Address
	Н	L	Х	Read/Write	Zero
	Н	Н	Х	Clear Refresh Counter	Zero

					RA	S Output Function Table				
RASI	CS	MC ₁	MC ₀	SEL ₁	SEL ₀	Mode	RAS ₀	RAS ₁	RAS ₂	RAS ₃
L	Х	Х	Х	х	×	Non-refresh	Н	Н	Н	Н
н	L	L	L	Х	х	Refresh without Scrubbing	L	L	L	L
		L	Н	×	×	Refresh with Scrubbing	L	L	L	L
		Н	L	L	L	Read/Write	L	Н	Н	Н
	·			L	Н		Н	L	н_	Н
				Н	L		н	Н	L	Н
				Н	н		Н	Н	н	L
		Н	Н	х	х	Clear Refresh Counter	L	L	L	L
	Н	L	L	х	×	Refresh without Error Correction	L	L	L	L
		L	Н			Refresh with Error Correction	L	L	L_	L
		Н	L			Read/Write	Н	Н	Н	н
		Н	Н			Clear Refresh Counter	L	L	L	L


CAS Output Function Table


	Inp	outs		Interna	l Counter	Inp	uts		Out	puts	
CASI	CS	MC ₁	MC ₀	CNTR ₁	CNTR ₀	SEL ₁	SEL ₀	CAS ₀	CAS ₁	CAS ₂	CAS ₃
Н	L	L	L	Х	X	X	X	Н	H	Н	H
		L	Н	L	L	Х	х	L	Н	Н	Н
				L	Н			н	L	Н	Н
				Н	L			Н	Н	L	Н
				Н	H			Н	Н	Н	L
		Н	L	Х	х	L	L	L	Н	Н	Н
						L	Н	н	L	Н	Н
						Н	L	Н	Н	L	Н
						Н	Н	Н	Н	Н	L
	Н	H	Н	X	Х	Х	х	Н	Н	Н	Н
		L	L	X	х	×	х	н	Н	н	Н
		L	Н	٦	L	X	x	L	Н	Н	Н
				L	Н			Н	L	н	Н
				н	L			Н	н	L	Н
				Н	Н			Н	Н	Н	L
		Н	L	×	Х	X	×	Н	Н	Н	н
		Н	Н								
L	×	Х	Х	Х	×	Х	Х	Н	Н	Н	Н

Unit Loading/Fan Out

		54	IF/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
AC ₀ -AC ₈	Column Address	1.0/1.0	20 μA/ – 0.6 mA
AR ₀ -AR ₈	Row Address	1.0/1.0	20 μA/ – 0.6 mA
Q ₀ -Q ₈	Address Outputs	50/33.3	-1 mA/20 mA
MC ₀ , MC ₁	Memory Cycle	1.0/1.0	20 μA/ – 0.6 mA
CS	Chip Select Input	1.0/1.0	20 μA/ – 0.6 mA
MSEL	Multiplexer Select Input	1.0/1.0	20 μA/ – 0.6 mA
LE	Latch Enable Input	1.0/1.0	20 μA/ – 0.6 mA
SEL ₀ , SEL ₁	Select Inputs	1.0/1.0	20 μA/ – 0.6 mA
RASI	Row Address Strobe In	1.0/1.0	20 μA/ – 0.6 mA
CASI	Column Address Strobe In	1.0/1.0	20 μA/ – 0.6 mA
RAS ₀ -RAS ₃	Row Address Stobe Outputs	50/33.3	-1 mA/20 mA
CAS ₀ -CAS ₃	Column Address Strobe Outputs	50/33.3	-1 mA/20 mA
Œ	Output Enable	1.0/1.0	20 μA/ — 0.6 mA

Block Diagram









FIGURE 1. Dynamic Memory Controller Timing



TL/F/9608-5

Note A: Guaranteed maximum difference between fastest RASI to RAS_n delay and the slowest A_n to Q_n delay on any single device.

Note B: Guaranteed maximum difference between fastest MSEL to Q_n delay and the slowest RASI to RAS_n delay on any single device.

Note C: Guaranteed maximum difference between fastest CASI to CAS_n delay and the slowest MSEL to Q_n delay on any single device.

FIGURE 2. Specifications Applicable to Memory Cycle Timing ($MC_n = 1.0$)

Timing Waveforms (Continued)





FIGURE 3. Desired System Timing

TL/F/9608-6

Refresh Cycle Timing



TL/F/9608-7

FIGURE 4. Specifications Applicable to Refresh Cycle Timing ($MC_n = 00,01$)

Note B: Guaranteed maximum difference between fastest MSEL to Q_n delay and the slowest RASI to \overline{RAS}_n delay on any single device.

Note C: Guaranteed maximum difference between fastest CASI to \overline{CAS}_n delay and the slowest MSEL to Q_n delay on any single device.

Note D: Guaranteed maximum difference between fastest RASI to \overline{RAS}_n delay and the slowest MC $_n$ to Q_n delay on any single device.






FIGURE 5. Designed Timing—Refresh with Error Correction




FIGURE 6. Desired Timing—Refresh without Error Correction

TL/F/9608-9

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias −55°C to +125°C

Junction Temperature under Bias −55°C to +175°C

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0V
Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC}
TRI-STATE® Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Military -55°C to +125°C Commercial 0°C to +70°C

Supply Voltage

Military + 4.5V to + 5.5V Commercial + 4.5V to + 5.5V

DC Electrical Characteristics

Symbol	Bara	Parameter			:	Units	Vcc	Conditions
Syllibol	Faia				Max	Uiills	▼CC	Conditions
V _{IH}	Input HIGH Volt	age	2.0			>		Recognized as a HIGH Signa
V_{IL}	Input LOW Volta	age			8.0	>		Recognized as a LOW Signa
V _{CD}	Input Clamp Dio	ode Voltage			-1.2	>	Min	$I_{IN} = -18 \text{mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			٧	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.8 0.5 0.8	٧	Min	$I_{OL} = 1.0 \text{ mA}$ $I_{OL} = 12.0 \text{ mA}$ $I_{OL} = 1.0 \text{ mA}$ $I_{OL} = 1.0 \text{ mA}$ $I_{OL} = 12.0 \text{ mA}$
J _{IH}	Input HIGH Curr	rent		_	20	μА	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curr Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
lozh	Output Leakage	Current	-		50	μΑ	Max	V _{OUT} = 2.7V
lozL	Output Leakage	Current			-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Cir	rcuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$
I _{CEX}	Output HIGH Le	eakage Current			250	μΑ	Max	V _{OUT} = V _{CC}
I _{ZZ}	Bus Drainage Te	est			500	μΑ	0.0V	V _{OUT} = 5.25V
Іссн	Power Supply C	urrent			300	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent			300	mA	Max	V _O = LOW
lccz	Power Supply C	urrent			300	mA	Max	V _O = HIGH Z

AC Electrical Characteristics

		2	9 F		tary 9F		С	ommerci 29F	al		
Symbol	Parameter	V _{CC} =	+ 25°C + 5.0V 50 pF		_C = Mil 50 pF		= Com 50 pF	T _A , V _{CC} = Com C _L = 500 pF			ns ns ns ns ns ns ns ns
		Min	Max	Min	Max	Min	Max	Min	Тур	Max	1
t _{PLH} t _{PHL}	Propagation Delay AR to Q _n	3.0 3.0	11.0 11.0			2.5 2.5	12.0 12.0		19.0 22.0		ns
t _{PLH}	Propagation Delay AC to Q _n	3.0 3.0	11.0 11.0			2.5 2.5	12.0 12.0		19.0 22.0		ns
t _{PLH}	Propagation Delay RASI to RAS _i	3.5 3.5	12.0 12.0			3.0 3.0	13.0 13.0		23.0 20.0		ns
t _{PLH}	Propagation Delay CASI to CAS _i	1.0 1.0	8.0 8.0			1.0 1.0	8.5 8.5		19.0 17.0		ns
t _{PLH}	Propagation Delay MSEL to Q _n	3.0 3.0	13.0 13.0			2.5 2.5	14.0 14.0		24.0 21.0		ns
t _{PLH}	Propagation Delay	4.0 4.0	15.0 15.0			3.5 3.5	16.0 16.0		25.0 22.0		ns
t _{PLH}	Propagation Delay MC _n to RAS _n	3.5 3.5	17.5 17.5			3.0 3.0	18.5 18.5		24.0 22.0		ns
t _{PLH}	Propagation Delay MC _n to CAS _n	4.0 4.0	12.5 12.5			3.5 3.5	13.5 13.5		23.0 21.0		ns
t _{PLH}	Propagation Delay LE to RAS _n	4.0 4.0	15.0 15.0			3.5 3.5	16.0 16.0		25.0 24.0		ns
t _{PLH}	Propagation Delay LE to CAS _n	5.0 5.0	13.5 13.5			4.5 4.5	14.5 14.5		24.0 24.0		ns
t _{PLH}	Propagation Delay LE to Qn	3.5 3.5	12.0 12.0			3.0 3.0	13.0 13.0		23.0 22.0		ns

AC Electrical Characteristics

		2	9F	Milita	ry 29F	Comme	rcial 29F	ns ns ns
Symbol	Parameter	V _{CC} =	+ 25°C + 5.0V 50 pF		C = Mil 50 pF	T _A , V _{CC} = Com C _L = 50 pF		ns ns ns ns ns
		Min	Max	Min	Max	Min	Max	
t _{PZH}	Output Disable Time OE to Q _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns
t _{PZH}	Output Disable Time OE to Q _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns
t _{PHZ}	Output Disable Time OE to RAS _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns
t _{PZH}	Output Disable Time OE to RAS _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns
t _{PHZ}	Output Disable Time OE to CAS _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns
t _{PZH}	Output Enable Time OE to CAS _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns
t _w (H) t _w (L)	Pulse Width, HIGH or LOW CAS _n , RAS _n	15.0 15.0				15.0 15.0		ns
t _{skew}	Q _n to CAS _n , RAS _n	1	10.0				10.0	ns

AC Operating Requirements

		2	9F	Militar	y 29F	Comme	rcial 29F	
Symbol	Parameter	-	+ 25°C + 5.0V	TA, VCC	; = Mil	T _A , V _{CC}	; = Com	Units
		Min	Max	Min	Max	Min	Max]
t _s (H) t _s (L)	Setup Time, HIGH or LOW An to LE	5.0 5.0				5.0 5.0	<u>-</u>	ns
t _h (H)	Hold Time, HIGH or LOW A _n to LE	5.0 5.0	-			5.0 5.0		ns
t _s (H)	Setup Time, HIGH or LOW SEL to LE	5.0 5.0				5.0 5.0		ns
t _h (H)	Hold Time, HIGH or LOW SEL to LE	5.0 5.0				5.0 5.0		ns

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:

