

DESCRIPTION

The 2660 is fabricated with n-channel silicon gate technology for high performance and high functional density, and uses a single transistor dynamic storage cell and dynamic circuitry to achieve high speed and low power dissipation.

The unique design of the 2660 allows it to be packaged in the industry standard 16-pin in-line package, which provides the highest system bit densities and is compatible with widely available automated handling equipment.


The use of the 16-pin package is made possible by multiplexing the 12 address bits (required to address 1 of 4096 bits) into the 2660 on 6 address input pins. The two 6-bit address words are latched into the device by the 2 TTL clocks, Row Address Strobe (RAS) and Column Address Strobe (CAS). Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

The single transistor dynamic storage cell provides high speed along with low power dissipation. The memory cell requires refreshing for data retention, and this is most easily accomplished by performing a read cycle at each of the 64 row addresses every 2ms.


FEATURES

- Standard 16-pin DIP
- All inputs including clocks TTL compatible
- On chip latches for address, chip select and data in
- Tri-state TTL compatible output
- Output data is latched and valid into next cycle
- Read and write cycle time:
 - 2660: 375ns
 - 2660-1: 425ns
 - 2660-2: 500ns
 - 2660-3: 375ns
- Access time:
 - 2660: 250ns
 - 2660-1: 300ns
 - 2660-2: 350ns
 - 2660-3: 250ns
- Low power:
 - Operating: <380mW
 - Standby: <24mW
- RAS only refresh (no dummy cycles required)
- Page mode addressing: 2660-3
- $\pm 10\%$ power supply margins: 2660-3
- TRPW = RAS pulse width of 32 μ s: 2660-3

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING	UNIT
TSTG	Temperature range	-55 to 150 °C
	Storage	-55 to 150 °C
	All input or output voltages with respect to the most negative supply voltage VBB	+25 to -.5 V
	Supply voltages VDD, VCC and VSS with respect to VBB	+20 to -.5 V

4096 BIT READ/WRITE DYNAMIC MOS RAM (4096X1) 2660/2660-1/2660-2/2660-3

2660-F,I,N • 2660-1 - F,I,N • 2660-2 - F,I,N • 2660-3 - F,I,N

DC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = 12\text{V} \pm 5\%$ (10%), $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$ unless otherwise specified.

PARAMETER		TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
V_{IL}	Input voltage ³ Low	Any input	-1.0		0.8	V
V_{IH}	High		2.4		7.0	
V_{OL}	Output voltage Low	$I_{OL} = 2.0\text{mA}$ $I_{OH} = -5.0\text{mA}$	0.0		0.4	V
V_{OH}	High		2.4		V_{CC}	
I_{IL}	Leakage current Input ⁴	Any input			5	μA
I_{OL}	Output ⁵				10	
I_{DD1}	V_{DD} current Average ⁶	$\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ at V_{IH}			35	mA
I_{DD2}	Supply			1	1.5	
I_{CC}	V_{CC} supply current ⁷	Deselected			10	μA
I_{BB}	Average V_{BB} current				75	μA
Capacitance						pF
C_{AD}	Address				10	
C_C	$\overline{\text{CAS}}, \overline{\text{RAS}}, \overline{\text{CS}}, \overline{\text{DIN}}, \overline{\text{WRITE}}$				7	
C_{OUT}	Output				8	

4096-BIT READ/WRITE DYNAMIC MOS RAM (4096X1) 2660/2660-1/2660-2/2660-3

2660-F,I,N • 2660-1 - F,I,N • 2660-2 - F,I,N • 2660-3 - F,I,N

AC ELECTRICAL CHARACTERISTICS⁸ $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{DD2} = 12\text{V} \pm 5\%$ (10%), $V_{CC} = 5\text{V} \pm 10\%$, $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise specified.

PARAMETER	TO	FROM	2660			2660-1			UNIT
			Min	Typ	Max	Min	Typ	Max	
READ, WRITE AND READ MODIFY WRITE CYCLES									
t_{REF} Time between refresh					2			2	ms
t_{RP} RAS precharge time			115			125			ns
t_{CP} Column precharge time									ns
Lead time									ns
t_{RCL} Leading edge ⁹	$\overline{\text{CAS}}$	$\overline{\text{RAS}}$	60		110	80		135	
t_{CRL} Trailing edge ¹⁰			-40		40	-50		50	
Access time									ns
t_{CAC}^{11}	Output	$\overline{\text{CAS}}$			140			165	
t_{RAC}^{12}	Output	$\overline{\text{RAS}}$			250			300	
t_r Rise and fall time ¹³			3		50	3		50	ns
t_{OFF} Output buffer turnoff delay			0		65	0		80	ns
Setup and hold time									ns
t_{AS} Setup time	$\overline{\text{CAS}}$	Address or $\overline{\text{CS}}$	0			0			
t_{AH} Hold time	Address or $\overline{\text{CS}}$	$\overline{\text{CAS}}$	60			80			
READ CYCLE									
t_{RC} Random read cycle time ^{12,14}			375			425			ns
Pulse width									ns
t_{CPW} $\overline{\text{CAS}}$			140		10000	165		10000	
t_{RPW} $\overline{\text{RAS}}$			250		10000	300		10000	
Setup and hold time									ns
t_{RCS} Setup time	$\overline{\text{CAS}}$ low	$\overline{\text{WE}}$ high	0			0			
t_{RCH} Hold time	$\overline{\text{WE}}$ low	$\overline{\text{CAS}}$ high							
t_{RSH} Hold time	$\overline{\text{RAS}}$ high	$\overline{\text{CAS}}$ low	140			165			
t_{CSH} Hold time	$\overline{\text{CAS}}$ high	$\overline{\text{RAS}}$ low	210			250			
WRITE CYCLE									
t_{RC} Random write cycle time ^{12,14}			375			425			ns
Pulse width									ns
t_{CPW} $\overline{\text{CAS}}$			140		10000	165		10000	
t_{RPW} $\overline{\text{RAS}}$			250		10000	300		10000	
t_{WP} Write command			110			130			
Setup and hold time									ns
t_{DS} Setup time ¹⁵	$\overline{\text{CAS}}$	Data in	0			0			
t_{DH} Hold time ¹⁵	Data in	$\overline{\text{CAS}}$	110			130			
t_{RSH} Hold time	$\overline{\text{RAS}}$ high	$\overline{\text{CAS}}$ low	140			165			
t_{CSH} Hold time	$\overline{\text{CAS}}$ high	$\overline{\text{RAS}}$ low	210			250			
t_{WCH} Hold time ¹⁶	$\overline{\text{WE}}$ high	$\overline{\text{CAS}}$ low	110			130			
t_{CWL} Lead time	$\overline{\text{CAS}}$ high	$\overline{\text{WE}}$ low	110			130			ns
READ MODIFY WRITE CYCLE									
t_{RMW} Read modify write cycle time ^{12,14}			475		10000	555	10000		ns
Cycle width									ns
t_{CRW} $\overline{\text{CAS}}$			250		10000	295	10000		
t_{RRW} $\overline{\text{RAS}}$			360		10000	430	10000		
Pulse width									ns
t_{WP} Write command			110			130			
Setup and hold time									ns
t_{DS} Setup time	$\overline{\text{CAS}}$	Data in	0			0			
t_{DH} Hold time	Data in	$\overline{\text{CAS}}$	110			130			
t_{RCS} Setup time	$\overline{\text{CAS}}$ low	$\overline{\text{WE}}$ high	0			0			
t_{RWH} Hold time	$\overline{\text{RAS}}$ high	$\overline{\text{WE}}$ low	110			130			
t_{CWH} Hold time	$\overline{\text{CAS}}$ high	$\overline{\text{RAS}}$ low	360			430			
t_{CWL} Lead time	$\overline{\text{CAS}}$ high	$\overline{\text{WE}}$ low	110			130			ns
t_{MOD} Modify time	$\overline{\text{WE}}$ low	Data out	0			0			ns

4096-BIT READ/WRITE DYNAMIC MOS RAM (4096X1) 2660/2660-1/2660-2/2660-3

2660-F,I,N • 2660-1 - F,I,N • 2660-2 - F,I,N • 2660-3 - F,I,N

AC ELECTRICAL CHARACTERISTICS⁸ (Cont'd) $T_A = 0^\circ\text{C}$ to 70°C , $V_{DD2} = 12\text{V} \pm 5\%$ (10%), $V_{CC} = 5\text{V} \pm 10\%$,
 $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, unless otherwise specified.

PARAMETER	TO	FROM	2660-2			2660-3			UNIT
			Min	Typ	Max	Min	Typ	Max	
READ, WRITE AND READ MODIFY WRITE CYCLES					2			2	ms
t_{REF} Time between refresh			150			115			ns
t_{RP} RAS precharge time						110			ns
t_{CP} Column precharge time									ns
Lead time									ns
t_{RCL} Leading edge ⁹	$\overline{\text{CAS}}$	$\overline{\text{RAS}}$	110		150	60		110	ns
t_{CRL} Trailing edge ¹⁰			-50		50	-40		40	ns
Access time									ns
t_{CAC}^{11}	Output	$\overline{\text{CAS}}$			200			140	ns
t_{RAC}^{12}	Output	$\overline{\text{RAS}}$			350			250	ns
t_T Rise and fall time ¹³			3		50	3		50	ns
t_{OFF} Output buffer turnoff delay			0		100	0		65	ns
Setup and hold time									ns
t_{AS} Setup time	$\overline{\text{CAS}}$	Address or $\overline{\text{CS}}$	0			0			ns
t_{AH} Hold time	Address or $\overline{\text{CS}}$	$\overline{\text{CAS}}$	100			60			ns
READ CYCLE									ns
t_{RC} Random read cycle time ^{12,14}			500			375			ns
Pulse width									ns
t_{CPW} $\overline{\text{CAS}}$			200		10000	140		32000	ns
t_{RPW} $\overline{\text{RAS}}$			350		10000	250		32000	ns
Setup and hold time									ns
t_{RCS} Setup time	$\overline{\text{CAS}}$ low	$\overline{\text{WE}}$ high	0			0			ns
t_{RCH} Hold time	$\overline{\text{WE}}$ low	$\overline{\text{CAS}}$ high							ns
t_{RSH} Hold time	$\overline{\text{RAS}}$ high	$\overline{\text{CAS}}$ low	200			140			ns
t_{CSH} Hold time	$\overline{\text{CAS}}$ high	$\overline{\text{RAS}}$ low	350			210			ns
WRITE CYCLE									ns
t_{RC} Random write cycle time ^{12,14}			500			375			ns
Pulse width									ns
t_{CPW} $\overline{\text{CAS}}$			200		10000	140		32000	ns
t_{RPW} $\overline{\text{RAS}}$			350		10000	250		32000	ns
t_{WP} Write command			150			110			ns
Setup and hold time									ns
t_{DS} Setup time ¹⁵	$\overline{\text{CAS}}$	Data in	0			0			ns
t_{DH} Hold time ¹⁵	Data in	$\overline{\text{CAS}}$	150			110			ns
t_{RSH} Hold time	$\overline{\text{RAS}}$ high	$\overline{\text{CAS}}$ low	200			140			ns
t_{CSH} Hold time	$\overline{\text{CAS}}$ high	$\overline{\text{RAS}}$ low	300			210			ns
t_{WCH} Hold time ¹⁶	$\overline{\text{WE}}$ high	$\overline{\text{CAS}}$ low	150			110			ns
t_{CWL} Lead time	$\overline{\text{CAS}}$ high	$\overline{\text{WE}}$ low	150			110			ns
READ MODIFY WRITE CYCLE									ns
t_{RMW} Read modify write cycle time ^{12,14}			650		10000	475		32000	ns
Cycle width									ns
t_{CRW} $\overline{\text{CAS}}$			350		10000	250		32000	ns
t_{RRW} $\overline{\text{RAS}}$			500		10000	360		32000	ns
Pulse width									ns
t_{WP} Write command			150			110			ns
Setup and hold time									ns
t_{DS} Setup time	$\overline{\text{CAS}}$	Data in	0			0			ns
t_{DH} Hold time	Data in	$\overline{\text{CAS}}$	150			110			ns
t_{RCS} Setup time	$\overline{\text{CAS}}$ low	$\overline{\text{WE}}$ high	0			0			ns
t_{RWH} Hold time	$\overline{\text{RAS}}$ high	$\overline{\text{WE}}$ low	150			110			ns
t_{CWH} Hold time	$\overline{\text{CAS}}$ high	$\overline{\text{RAS}}$ low	500			360			ns
t_{CWL} Lead time	$\overline{\text{CAS}}$ high	$\overline{\text{WE}}$ low	150			110			ns
t_{MOD} Modify time	$\overline{\text{WE}}$ low	Data out	0			0			ns


NOTES on following page.

NOTES


1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. $V_{DD} = 12 \pm 10\%$ for the 2660-3.
3. Input voltages greater than TTL levels (0 to 5V) require device operation at reduced speed.
4. All device pins at 0V except V_{BB} at -5V and pin under test which is at +10V.
5. Output disabled by chip select input.
6. Current is proportional to clock speed with maximum current measured at fastest cycle rate.
7. Depends upon output loading. The V_{CC} supply is connected to the output buffer only.
8. Assumes $t_r = 5ns$.
9. For minimum cycle, t_{RCL} has a maximum value of 110ns.

10. Implies $|t_{CRL}| \leq 40ns$ only for minimum cycle time; otherwise $|t_{CRL}| \gg 40ns$ is legal for other than minimum cycle time.
11. Assumes $t_{RCL} + t_r > t_{RCL} (max)$. If not, the access time is controlled by t_{RAC} .
12. Assumes that $t_{RCL} + t_r < t_{RCL} (max)$. If $t_{RCL} + t_r > t_{RCL} (max)$, then t_{RAC} and t_{RAC} will be longer by the amount $t_{RCL} + t_r$ exceeds $t_{RCL} (max)$.
13. Rise and fall times measured between V_{IH} and V_{IL} .
14. The minimum cycle time is achieved by compensating for RAS rise and fall times with t_{CRL} . The minimum cycle time is then constrained by $t_{RCL} (max) + t_{CPW} + t_{RP}$.
15. These parameters are referenced to the CAS leading edge in random write cycle operation and to the Write leading edge in read-write or read-modify-write cycle.
16. Write command hold time is important only when performing normal random write cycles. During read-write or read-modify-write cycles, the write command pulse width is the limiting parameter.
17. All voltages reference to V_{SS} .
18. Output voltage will swing from V_{SS} to V_{CC} independent of differential between V_{SS} and V_{CC} .


TIMING DIAGRAMS



TIMING DIAGRAMS (Cont'd)




TIMING DIAGRAMS (Cont'd)



NOTES

- A,B,V_{IH}MIN and V_{IL}MAX are reference levels for measuring timing of input signals.
 C,D,V_{OH}MIN and V_{OL}MAX are reference levels for measuring timing of D_{OUT} with 100pf load.
 E. If WE goes low while CAS is low, D_{OUT} could go either V_{OL} or V_{OH} after t_{CAC}. D_{OUT} will be in open circuit state (write cycle waveforms), if WE goes Low before CAS goes low. In a read-modify-write cycle D_{OUT} is data read and does not change during modify-write portion of the cycle.
 F. For minimum cycle timing, t_{CRL} must be 0 to 40ns for the 2660 and 2660-3; 0 to 50ns for the 2660-1 and 2660-2.



TIMING DIAGRAMS (Cont'd)

