2650A-I • 2650A-1-I

DESCRIPTION

The 2650A and -1 are additional members of the Signetics family of 8-bit, NMOS microprocessors.


The 2650A is a functional equivalent of the 2650 with a new mask design which provides improved device operating margins.

The 2650A-1 is a high speed version of the 2650A.


FEATURES

- Static 8-bit parallel NMOS microprocessor
- Single power supply of +5 volts
- TTL level single phase clock
- Standard 40 pin dual in-line package
- TTL compatible inputs and outputs
- 75 variable length instructions of 1, 2 or 3 bytes
- 32k byte address range
- Coding efficiency with multiple addressing modes
- Synchronous or asynchronous memory and I/O interface
- Interfaces directly with industry standard memories
- Single bit serial I/O path
- Seven 8-bit addressable general purpose registers
- Vectored interrupt
- Subroutine return address stack
- 2.4 us machine cycle time (2650A)
- 1.5μs machine cycle time (2650A-1)

PIN CONFIGURATION



BLOCK DIAGRAM



2650A-I • 2650A-1-I

PIN DESIGNATION

MNEMONIC	NUMBER	NAME	TYPE	FUNCTION
ADR0-ADR12	14-2	Address lines	0	Low order memory address lines for instruction or operand fetch. ADR0 is the least significant bit and ADR12 is the most significant bit. ADR0 through ADR7 are also used as the I/O device address for extended I/O instructions.
ADR13-E/NE	19	Address 13- Extended/Non Extended	0	Low order memory page address line during memory reference instructions. For I/O instructions this line discriminates between extended and non-extended I/O instructions.
ADR14-D/C	18	Address 14- Data/Control	0	High order memory page address line during memory reference instructions. It also serves as the I/O device address for non-extended I/O instructions.
ADREN	15	Address enable	ı	Active low input allowing tri-state control of the address bus ADR0-ADR12.
DBUS0-DBUS7	33-26	Data bus	I/O	These lines provide communication between the CPU, Memory, and I/O devices for instruction and data transfers.
DBUSEN	25	Data bus enable	1	This active low input allows tri-state control of the data bus.
OPREQ	24	Operation request	0	Indicates to external devices that all address, data and control information is valid.
OPACK	36	Operation acknowledge	ı	Active low input indicating completion of an external operation. This allows asynchronous functioning of external devices.
M/IO	20	Memory/input-output	0	Indicates whether the current operation references memory or I/O.
R∕W	23	Read/Write	0	Indicates a read or a write operation.
WRP	WRP 22 Write pulse O This is a timing signal from to pulse during each requested		This is a timing signal from the 2650 that provides a positive-going pulse during each requested write operation (memory or I/O) and a high level during read operations.	
SENSE	1	Sense	ı	The sense bit in the PSU reflects the logic state of the sense input to the processor at pin #1.
FLAG	40	Flag	0	The flag bit in the PSU is tied to a latch that drives the flag output at pin #40.
ÎNTREQ	17	Interrupt request	ı	This active low input line indicates to the processor that an external device is requesting service. The processor will recognize this signal at the end of the current instruction if the interrupt inhibit status bit is zero.
INTACK	34	Interrupt acknowledge	0	This line indicates that the 2650 is ready to receive the interrupt vector (relative address byte) from the interrupting device.
PAUSE	37	Pause	1	This active low input is used to suspend processor operation at the end of the current instruction.
RUN/WAIT	35	Run/Wait	0	This output is a processor status indicator. During normal operation this line is high. If the processor is halted either by executing a halt instruction or by a low input on the pause line, the run/wait line will go low.
RESET	16	Reset	1	Resets the instruction address register to zero and clears the interrupt inhibit bit.
CLOCK	38	Clock	1	A positive going pulse train that determines the instruction execution time.
Vcc	39	+5V	1	+5V power
GND	21	GND	1	Ground

2650A-I • 2650A-1-I

FUNCTIONAL DESCRIPTION

The 2650 series processors are general purpose, single chip, fixed instruction set, parallel 8-bit binary processors. A general purpose processor can perform any data manipulations through execution of a stored sequence of machine instructions. The processor has been designed to closely resemble conventional binary computers, but executes variable length instructions of one to three bytes in length.

The 2650 series contains a total of seven general purpose registers, each eight bits long. They may be used as source or destination for arithmetic operations, as index registers, and for I/O transfers.

The processor can address up to 32,768 bytes of memory in four pages of 8,192 bytes each. The processor instructions are one, two, or three bytes long, depending on the instruction. Variable length instructions tend to conserve memory space since a one-or-two byte instruction may often be used rather than a three byte instruction. The first byte of each instruction always specifies the operation to be performed and the addressing mode to be used. Most instructions use six of the first eight bits for this purpose, with the remaining two bits forming the register field. Some instructions use the full eight bits as an operation code.

The Data Bus and Address signals are tristate to provide convenience in system design. Memory and I/O interface signals are asynchronous so that Direct Memory Access (DMA) and multiprocessor operations are easy to implement.

The block diagram for the 2650 series shows the major internal components and the data paths that interconnect them. In order for the processor to execute an instruction, it performs the following general steps:

- The Instruction Address Register provides an address for memory.
- 2. The first byte of an instruction is fetched from memory and stored in the Instruction Register.
- The Instruction Register is decoded to determine the type of instruction and the addressing mode.
- If an operand from memory is required, the operand address is resolved and loaded into the Operand Address Register.
- 5. The operand is fetched from memory and the operation is executed.
- The first byte of the next instruction is fetched.

The Instruction Register (IR) holds the first byte of each instruction and directs the subsequent operations required to execute each instruction. The IR contents are decoded and used in conjunction with the timing information to control the activation and sequencing of all the other elements on the chip. The Holding Register is used in some multiple-byte instructions to contain further instruction information and partial absolute addresses.

The Arithmetic Logic Unit (ALU) is used to perform all of the data manipulation operations, including Load, Store, Add, Subtract, And, Inclusive Or, Exclusive Or, Compare, Rotate, Increment and Decrement. It contains and controls the Carry bit, the Overflow bit, the Interdigit Carry and the Condition Code Register.

The Register Stack contains six registers that are organized into two banks of three registers each. The Register Select bit picks one of the two banks to be accessed by instructions. In order to accommodate the register-to register instructions, register zero (R0) is outside the array. Thus, register zero is always available along with one set of three registers.

The Address Adder is used to increment the instruction address and to calculate relative and indexed addresses.

The Instruction Address Register holds the address of the next instruction byte to be

accessed. The Operand Address Register stores operand addresses and sometimes contains intermediate results during effective address calculations.

The Return Address Stack (RAS) is a Last In, First Out (LIFO) storage which receives the return address whenever a Branch-to-Subroutine instruction is executed. When a Return instruction is executed, the RAS provides the last return address for the processor's IAR. The stack contains eight levels of storage so that subroutines may be nested up to eight levels deep. The Stack Pointer is a three bit wraparound counter that indicates the next available level in the stack. It always points to the current address.

PROGRAM STATUS WORD

The Program Status Word (PSW) is a major feature of the 2650 which greatly increases its flexibility and processing power. The PSW is a special purpose register within the processor that contains status and control hits

It is divided into two bytes called the Program Status Upper (PSU) and Program Status Lower (PSL). The PSW bits may be tested, loaded, stored, preset, or cleared using the instructions which affect the PSW. The bits are utilized as shown in Table 1.

BYTE	MNEMONIC	FUNCTION
PSU0,1,2	SP	Pointer for the Return Address Stack.
PSU3,4		Not used. These bits are always zero.
PSU5	II.	Used to inhibit recognition of additional Interrupts.
PSU6	F	Flag is a latch directly driving the flag output.
PSU7	S	Sense equals the state of the sense input.
PSL0	С	Carry stores any carry from the high-order bit of ALU.
PSL1	СОМ	Compare determines if a logical or arithmetic comparison is to be made.
PSL2	OVF	Overflow is set if a two's complement overflow occurs.
PSL3	wc	With Carry determines if the carry is used in arithmetic and rotate instructions.
PSL4	RS	Register Select identifies which bank of 3 GP registers is being used.
PSL5	IDC	Inter Digit Carry stores the bit-3 to-bit-4 carry in arithmetic operations.
PSL6,7	CC	Condition Code is affected by compare, test and arithmetic instructions.

PSU							PSL							
7	6	5	4	3	2 1	0	7	6	5	4	3	2	1	0
S	F	=			SP2 SP	1 SP0	CC1	CC0	IDC	RS	wc	OVF	СОМ	C
S F II SP2 SP1 SP0	Sta Sta		inter inter	Two One			CC1 CC0 IDC RS WC OVF COM	Co Int Re Wi Ov Lo	nditio erdigi gister th/Wit erflov	in Co t Car Bank thout v Arithi	Sele Carry metic	ro ct	oare	

Table 1 PROGRAM STATUS WORD

MICROPROCESSOR 2650A/2650A-1

PRELIMINARY SPECIFICATION

2650A-I • 2650A-1-I

INPUT/OUTPUT INTERFACE

The 2650 series microprocessor has a set of versatile I/O instructions and can perform I/O operations in a variety of ways. One- and two-byte I/O instructions are provided, as well as a special single-bit I/O facility. The I/O modes provided by the 2650 are designated as Data, Control, and Extended I/O.

Data or Control I/O instructions, also called Non-Extended I/O instructions, are one byte long. Any general purpose register can be used as the source or destination. A special control line indicates if either a Data or Control instruction is being executed.

Extended I/O is a two-byte read or write instruction. Execution of an extended I/O instruction will cause a 8-bit address, taken from the second byte of the instruction, to be placed on the low order eight address lines. The data, which can originate or terminate with any general purpose register, is placed on the data bus. This type of I/O can be used to simultaneously select a device and send data to it.

Memory reference instructions that address data outside of physical memory may also

be used for I/O operations. When an instruction is executed, the address may be decoded by the I/O device rather than memory.

MEMORY INTERFACE

The memory interface consists of the address bus, the 8-bit data bus and several signals that operate in an interlocked or handshaking mode.

The Write Pulse signal is designed to be used as a memory strobe signal for any memory type. It has been particularly optimized to be used as the Chip Enable or Read/Write signal.

INTERRUPT HANDLING CAPABILITY

The 2650 series has a single level hardware vectored interrupt capability. When an interrupt occurs, the processor finishes the current instruction and sets the Interrupt Inhibit bit in the PSW. The processor then executes a Branch to Subroutine Relative to location Zero (ZBSR) instruction and sends out Interrupt Acknowledge and Operation Request signals. On receipt of the INTACK

signal the interrupting device inputs an 8-bit address, the interrupt vector, on the data bus. The relative and relative indirect addressing modes combined with this 8-bit address allow interrupt service routines to begin at any addressable memory location.

INSTRUCTION SET

It may be seen from examination of the 2650 instruction set that there are many powerful instructions which are all easily understood and are typical of larger computers. There are one-, two-, and three-byte instructions as a result of the multiplicity of addressing models. See Table 2 for a complete listing and Block Diagram for instruction formats.

Automatic incrementing or decrementing of an index register is available in the arithmetic indexed instructions. All of the branch instructions except indexed branching can be conditional.

Register-to-register instructions are one byte; register-to-storage instructions are two or three bytes long. The two-byte register-to-memory instructions are either immediate or relative addressing types.

2650A-I • 2650A-1-I

	MNE		DESCRIPTION OF OPERATION	1	OP (COE	_				W B	_					FOR-	NOTE
	MON	IIC	2130Mi Holt of OFEMATION	3	2	1	0	cc	IDC		OVF		II	F	BYTES	CYCLES	MAT*	HOTE
LOAD/STORE	LOD	Z I R A	Load register zero Load immediate Load relative Load absolute	ОВ	02 06 0A 0E	09		•							1 2 2 3	2 2 3 4	Z I R A	1 1 1,6 6
LOAD	STR	$\left\{ \begin{matrix} Z \\ R \\ A \end{matrix} \right.$	Store register zero Store relative Store absolute	СВ	C2 CA CE	C9	_ С8 СС	•							1 2 3	2 3 4	Z R A	1 6 6
TIC	ADD	Z I R A	Add to register zero w/wo carry Add immediate w/wo carry Add relative w/wo carry Add absolute w/wo carry	87 8B	82 86 8A 8E	85 89	84 88	•	• • • •	•	•				1 2 2 3	2 2 3 4	Z I R A	1 1 1,6 1,6
ARITHMETIC	SUB	Z I R A	Subtract from register zero w/wo borrow Subtract immediate w/wo borrow Subtract relative w/wo borrow Subtract absolute w/wo borrow Decimal adjust register	A7 AB		A5 A9	A4 A8 AC	•		•	•				1 2 2 3 1	2 2 3 4 3	Z I R A	1 1,6 1,6 1,10
	AND	ZIRA	AND to register zero AND immediate AND relative AND absolute	43 47 4B	42	41 45 49	- 44 48 4C	•							1 2 2 3	2 2 3 4	Z I R A	1 1 1,6 1,6
LOGICAL	IOR	Z I R A	Inclusive-OR to register zero Inclusive-OR immediate Inclusive-OR relative Inclusive-OR absolute		-	65 69	60 64 68 6C	•				3			1 2 2 3	2 2 3 4	Z I R A	1 1 1,6 1,6
	EOR	Z I R A	Exclusive-OR to register zero Exclusive-OR immediate Exclusive-OR relative Exclusive-OR absolute	2B	22 26 2A 2E	25 29	20 24 28 2C	•		,		*			1 2 2 3	2 2 3 4	Z I R A	1 1 1,6 1,6
Е		(Z	Compare to register zero arithmetic/logical	E3	E2	E1	E0	٠							1	2	Z	2
APAR	COM-	!	Compare immediate arithmetic/ logical	E7	E6	E5	E4	•							2	2	1	3
ROTATE/COMPARE		R	Compare relative arithmetic/ logical Compare absolute arithmetic/	1	EA EE			•							2 3	3 4	R A	3,6 3,6
OTA.			logical					i			1							·
000	RAR RAL		Rotate register w/wo carry Rotate register left w/wo carry	1	52 D2		50 D0	•	•		•	}			1	2 2	Z Z	1
	пот	ſĦ	Branch on condition true	1B	1A	19	18								2	3	R	7,8
	ВСТ	۱۸	relative Branch on condition true absolute	1F	1E	1D	1C								3	3	В	7,8
	BCF	Į ^R	Branch on condition false relative	-	9A	99	98	İ					•		2	3	R	7
NCH	201	lA	Branch on condition false absolute	-	9E	9D	9C								3	3	В	7
BRANCH	BRN	{R	Branch on register non-zero relative	5В	5A	59	58								2	3	R	7,8
		l _A	Branch on register non-zero absolute	5F	5E	5D	5C								3	3	В	7,8
	BIR	{ ^R	Branch on incrementing register relative	DB	DA	D9	D8						'		2	3	R	7,8
		l _A	Branch on incrementing register absolute	DF	DE	DD	DC								3	3	В	7,8

Table 2 INSTRUCTION SET SUMMARY

2650A-I • 2650A-1-I

	MNE-	DECORIDATION OF OBERATION	(OP C						W BI						FOR-	NOTE
	MONIC	DESCRIPTION OF OPERATION	3	R o	<u>r C</u>	0	CC	IDC		OVF		11	F	BYTES	CYCLES	MAT.	NOIL
ê	(R	Branch on decrementing	_		FS	F8								2	3	R	7,8
(Cont'd)	BDR (A	register relative Branch on decrementing register absolute	FF	FE	FC) FC								3	3	В	7,8
BRANCH	ZBRR	Zero branch relative, uncon- ditional	9B	-	_	-								2	3	ER	6
BRA	BXA	Branch indexed absolute, unconditional	9F	-	_	_								3	3	EB	5,6
	BST R	Branch to subroutine on con- dition true, relative		3A							•			2	3	R	7,8
z	I A	Branch to subroutine on con- dition true, absolute	1			3C					•			3	3	В	7,8
SUBROUTINE BRANCH/RETURN	BSF $\begin{pmatrix} R \\ A \end{pmatrix}$	Branch to subroutine on con- dition false, relative Branch to subroutine on con-				B8 BC								3	3	R B	7 7
NCH/	(R	dition false, absolute Branch to subroutine on non-	7B	7A	79	78								2	3	R	7,8
E BRA	BSN {	zero register, relative Branch to subroutine on non-	7F	7E	70	7Ç					•			3	3	В	7,8
DUTIN	ZBSR	zero register, absolute Zero branch to subroutine relative, unconditional	ВЕ	· –	_	_								2	3	ER	6
SUBR	BSXA	Branch to subroutine, indexed, absolute unconditional	BF	· _	_	_								3	3	EB	5,6
	RET (C	Return from subroutine, con- ditional	17	16	15	14					•			1	3	Z	8
	(E	Return from subroutine and enable interrupt, conditional	37	36	35	34					•	•		1	3	Z 	8
INPUT/OUTPUT	WRTD REDD	Write data Read data Write control	73	F2 72	71	70								1 1 1	2 2 2	Z Z Z	1
ğ	WRTC REDC	Write control Read control	33	B2 32			•							;	2	Z	1
5	WRTE	Write extended				D4								2	3	1	
_	REDE	Read extended	5/	96	50	40	•		_			-	-	1	1	 	1
MISC.	NOP TMI	Halt, enter wait state No operation Test under mask immediate	- F7		_ F5	C0 F4	•							1 2	1 3	E	4
	LPS {U	Load program status, upper Load program status, lower		92 93		-	•	•	•	•	•	•	•	1	2 2	E	9
	SPS {U	Store program status, upper Store program status, lower		12 13			•							1 1	2 2	E E	1
US.	one (u	Clear program status, upper,	Ì	74							•	•	•	2	3	ΕI	
PROGRAM STAT	CPS {L	masked Clear program status, lower, masked		75			•	•	•	•				2	3	ΕI	9
BRAN	PPS {U	Preset program status, upper, masked		76							•	•	•	2	3	EI	
PRO	- \L	Preset program status, lower, masked		77			•	•	•	•				2	3	ΕI	9
	TPS {U	Test program status, upper, masked		В4			•							2	3	EI	4
	iL	Test program status, lower, masked		B5	_		•							2	3	ΕI	4

*See Figure 1

Table 2 INSTRUCTION SET SUMMARY (Cont'd)


MICROPROCESSOR 2650A/2650A-1

PRELIMINARY SPECIFICATION

2650A-I • 2650A-1-I

NOTES

- 1. Condition code (CC1, CC0): 01 if positive, 00 if zero, 10 if negative
- 2. Condition code (CC1, CC0): 01 if R0 > r, 00 if R0 = r, 10 if R0 < r.
- 3. Condition code (CC1, CC0): 01 if r > V, 00 if r = V, 10 if r < V.
- Condition code (CC1, CC0): 00 if all selected bits are 1s, 10 if not all the selected bits are 1s.
- 5. Index register must be register 3 or 3.
- 6. Requires two additional cycles if indirection is specified.
- 7. Requires two additional cycles if indirection is specified and branch is taken.
- 8. Specify CC = 11 for unconditional branch.
- 9. RS, WC and COM bits in PSW are also affected.
- 10. CC assumes number in register is a binary number



MICROPROCESSOR

PRELIMINARY SPECIFICATION

2650A-I • 2650A-1-I

ABSOLUTE MAXIMUM RATINGS¹

	PARAMETER	RATING	UNIT
TA	Operating temperature	0 to 70	°C
TSTG	Storage temperature	-65 to +150	°C
PD	Package power dissipation ²	1.6	w
	All input, output, and supply voltages with respect to GND ³	5 to +6	٧

DC ELECTRICAL CHARACTERISTICS $T_A \approx 0$ °C to 70°C, $V_{CC} = 5V \pm 5\%$.

				LIMITS		
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT
	Current				ŀ	μА
l _{IL}	Input load	$V_{IN} = 0 \text{ to } 5.25V$	1		10	
ILOH	Output high leakage	ADREN, DBUSEN = $2.2V V_{OUT} = 4V$	1	ł	10	ŀ
ILOL	Output low leakage	ADREN, DBUSEN = $2.2V V_{OUT} = 0.45V$			10	
	Voltage levels		į.			V
ViH	Input high		2.2		Vcc	
VIL	Input low		-0.5	ļ	0.8	
Voh	Output high	$I_{OH} = -100 \mu A$	2.4			
VoL	Output low	I _{OL} = 1.6ma	0.0	l	0.45	
lcc	Power supply current	$V_{CC} = 5.25V T_A = 0$ °C		ľ	150	mA
	Capacitance			1		pf
CIN	Input	$V_{IN} = 0V$	1	}	10	1
Cout	Output	$V_{OUT} = 0V$	f		10	

NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause
 permanent damage to the device. This is a stress rating only and functional operation
 of the device at these or at any other condition above those indicated in the operation
 sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on +150°C maximum junction temperature and thermal resistance of 50°C/W junction to ambient (40 pin IW package).
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. However, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.
- 4. Parameters valid over operating temperature range unless otherwise specified.
- 5. All voltage measurements are referenced to ground.

PRELIMINARY SPECIFICATION: Manufacturer reserves the right to make design and process changes and improvements

2650A-I • 2650A-1-I

AC ELECTRICAL CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = +5V \pm 5\%$.

	PARAMETER		2650A			UNIT			
	PANAWETEN	Min	Тур	Max	Min	Тур	Max	J	
Тсн	Clock high phase	400			250			ns	
T _{CL}	Clock low phase	400			250		1 1	ns	
T _{CP}	Clock period	800			500		1	ns	
TPC	Processor cycle time ^{5,7}	2400		0.7	1500			ns	
TOR	OPREQ pulse width?	2Tch+		2T _{CH} + T _{CL} +50	2T _{CH} +		2T _{CH} +	ns	
TCOR	Clock to OPREQ time	T _{CL} -100		300	T _{CL} - 100		T _{CL} + 50 200	ns	
TAS	Address stable	50			50			ns	
TAD	Address delay	50	50	1			1 1	ns	
Tcs	Control signal stable	50			50		1	ns	
TDIS	Data in setup	0			0			ns	
T_DIH	Data in hold	10			10			ns	
T_DD	Data out delay	50		1	50		1	ns	
TDS	Data out stable	50			50		1	ns	
TOAS	OPACK setup time	100			100	****		ns	
T_{OAH}	OPACK hold time	150			150		1 1	ns	
T_{WPD}	Write pulse delay	100		450	100		300	ns	
Υ_{WPW}	Write pulse width7	T _{CL} -100		TCL	TCL - 100		TCL	ns	
TIRS	INTREQ setup time			150			150		
TIRH	INTREQ hold time	0			0				
TABD	Address bus tri-state delay			180			180	ns	
TDBD	Data bus tri-state delay			150			150	ns	


NOTES


- 1. Input levels swing between 0.80 and 2.2 volts.
- 2. Input signal transition times are 20ns
- 3. Timing reference level is 1.5 volts.
- Output load is -100μA at 100pF and 1 TTL load.
- 5. Processor cycles time consists of three clock periods.
- 6. Output buffer rise time is 150ns maximum.
- These values assume that OPACK is returned in time to not cause the processor to idle. Otherwise, the specified maximum will increase by an integral number of clock cycles.

PRELIMINARY SPECIFICATION: Manufacturer reserves the right to make design and process changes and improvements

2650A-I • 2650A-1-I

VOLTAGE WAVEFORMS





2650A-I • 2650A-1-I

VOLTAGE WAVEFORMS (Cont'd)

