


DESCRIPTION

The 2505 512-bit and the 2512 1024-bit recirculating dynamic shift registers consist of enhancement mode p-channel MOS devices integrated on a single monolithic chip. Internal recirculation logic plus write and read controls, together with 2 chip select controls are included on the chip.


TRUTH TABLE

WRITE	READ	FUNCTION
0	0	Recirculate, Output is '0'
0	1	Recirculate, Output is data
1	0	Write mode, Output is '0'
1	1	Read/write, Output is data

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING	UNIT
T _A Temperature range ²		°C
Operating	0 to 70	
T _{STG} Storage	-65 to 150	
P _D Power dissipation at T _A > 70°C ²	535	mW
Data and clock input voltages and supply voltages with respect to V _{CC}	0.3 to -20	V

DC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = -5\text{V} \pm 5\%$ unless otherwise specified.

PARAMETER	TEST CONDITIONS	2505			2512			UNIT
		Min	Typ	Max	Min	Typ	Max	
Input voltage ³ V_{IL} Low V_{IH} High V_{ILC} Clock low V_{IHC} Clock high		-5.0		0.6	-5.0		0.6	V
		3.4		5.3	3.4		5.3	
		-12.0		-10.0	-12.0		-10.0	
		4.0		5.3	4.0		5.3	
Output voltage V_{OL} Low V_{OH1} High, driving 1 TTL load V_{OH2} High, driving MOS	$R_L = 3.0\text{K}$, 1 TTL load ($I_L = 1.6\text{mA}$) ⁴		-1.0			-1.0		V
	$R_L = 3.0\text{K}$, 1 TTL load ($I_L = 100\mu\text{A}$)	2.4	3.5		2.4	3.5		
	$R_L = 5.6\text{K}$, $C_L = 10\text{pF}$	3.6	4.0		3.6	4.0		
I_{LI} Input load current	$V_{IN} = 5.5\text{V}$, $T_A = 25^\circ\text{C}$		10	500		10	500	nA
Leakage current I_{LO} Output I_{LC} Clock	$T_A = 25^\circ\text{C}$							nA
	$V_{\phi 1} = V_{\phi 2} = -12\text{V}$, $V_{DD} = -5\text{V}$, $V_{OUT} = -5.5\text{V}$		10	1000		10	1000	
	$V_{ILC} = -12\text{V}$		10	1000		10	1000	
I_{DD} Supply current	Continuous operation, $\phi\text{PW} = 150\text{ns}$, 1MHz, $V_{ILC} = -12\text{V}$, $T_A = 25^\circ\text{C}$, $V_{DD} = -5.5\text{V}$		15	25		25	35	mA
Capacitance C_{IN} Input C_{OUT} Output C_ϕ Clock	1 MHz, $V_{AC} = 25\text{mV}$ p-p							pF
	$V_I = V_{CC}$			5			5	
	$V_O = V_{CC}$			5			5	
	$V_\phi = V_{CC}$			50			100	

AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}^3$, $V_{DD} = -5\text{V} \pm 5\%$, $V_{ILC} = -11\text{V}$

PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
				Min	Typ	Max	
Freq. Clock data rep rate			$W = R = V_{CC}$	.0005	3	2.5	MHz
$t_{\phi\text{PW}}$ Clock pulse width				180			ns
$t_{\phi\text{D}}$ Clock pulse delay				10			ns
$t_{r,f}$ Clock pulse transition						1	μs
Setup and hold time t_{DW} Setup time t_{DH} Hold time	Input clock	Data in	Input clock	150			ns
				10			
t_{A+}, t_{A-} Delay time	Data out	Clock				100	ns
Clock to read or chip select or write timing t_{R-}, t_{CS-}, t_{W-} t_{R+}, t_{CS+}, t_{W+}				0			ns
				0			

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a $+150^\circ\text{C}$ maximum junction temperature and a thermal resistance of $150^\circ\text{C}/\text{W}$ junction to ambient.
- Guaranteed input levels are stated for worst case conditions including a $\pm 5\%$ variation in V_{CC} and a temperature variation of 0°C to $+70^\circ\text{C}$. Actual input requirements with respect to V_{CC} are $V_{IH} = V_{CC} - 1.85\text{V}$ and $V_{IL} = V_{CC} - 4.15\text{V}$.
- V_{OL} is a function of the input characteristics of the driven TTL/DTL gate I_O , and V_{CLAMP} and the value of the pull-down resistor (R_L).
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless otherwise specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at $+25^\circ\text{C}$ and typical supply voltage.

TIMING DIAGRAM

