

**DESCRIPTION**

The 10149 is field programmable, meaning that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard device is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

The 10149 is suitable for use in high performance ECL systems. The outputs are capable of driving 500Ω loads.

A chip enable input is provided for ease of memory expansion.

**FEATURES**

- Address access time: 20ns max
- Power dissipation: 0.66mW/bit typ
- High impedance inputs (50kΩ pulldown)
- Open emitter outputs (50kΩ drive)
- On-chip address decoding
- No separate fusing pins
- Fully compatible with ECL 10K series


**APPLICATIONS**

- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion


**RECOMMENDED OPERATING RANGES**

- $V_{CC1} = V_{CC2} = GND$
- $V_{EE} = -5.2V \pm 5\%$
- $T_A = -30^\circ C$  to  $+85^\circ C$  ambient

**PIN CONFIGURATION**



**BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**

PARAMETER <sup>1</sup>	RATING	UNIT
V <sub>EE</sub>	Supply voltage (V <sub>CC</sub> = 0)	8 Vdc
V <sub>IN</sub>	Input voltage (V <sub>CC</sub> = 0)	0 to V <sub>EE</sub> Vdc
I <sub>O</sub>	Output source current	40 mAdc
	Temperature range	°C
T <sub>A</sub>	Operating	-30 to +85
T <sub>J</sub>	Operating junction	125
T <sub>STG</sub>	Storage	-55 to +125

**DC ELECTRICAL CHARACTERISTICS**  $V_{CC1} = V_{CC2} = 0V$ ,  $V_{EE} = -5.2V$ ,  $R_L = 50\Omega$  to  $-2V$ 

PARAMETER <sup>1</sup>	TEST CONDITIONS	-30°C			+25°C			+85°C			UNIT	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Input voltage <sup>2,3</sup> $V_{IL}$ Low $V_{IH}$ High $V_{ILA}$ Low threshold $V_{IHA}$ High threshold		-1.890		-0.890	-1.850		-0.810	-1.825		-0.700	V	
		-1.205		-1.500	-1.105		-1.475	-1.035		-1.440		
	Output voltage $V_{OL}$ Low $V_{OH}$ High	$V_{IH} = \max$ $V_{IL} = \min$	-1.89 -1.06		-1.675 -0.89	-1.85 -0.96	-1.70 -0.89	-1.65 -0.81	-1.825 -0.89		-1.615 -0.70	V
	$V_{OLA}$ Low threshold $V_{OHA}$ High threshold	$V_{IHA} = \min$ , $V_{ILA} = \max$	-1.08		-1.655	-0.98		-1.63	-0.91		-1.595	
Input current $I_{IL}$ Low $I_{IH}$ High	$V_{IH} = \max$ $V_{IL} = \min$				0.5						$\mu A$	
							265					
$I_{EE}$ Supply drain current						130	150				mA	


**AC ELECTRICAL CHARACTERISTICS**  $T_A = +25^\circ C$ ,  $V_{EE} = -3.2V$ ,  
 $V_{CC1} = V_{CC2} = 2V$ ,  $R_L = 50\Omega$  to ground

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ	Max	
Access time $T_{AA}$	Output	Address		12	20	ns
$T_{CE}$	Output	Chip enable		5.5	8	
$T_{CD}$ Disable time	Output	Chip disable		5.5	8	ns
Rise and fall time $t_+$ Rise time (20-80%) $t_-$ Fall time (20-80%)				4.0	4.0	ns

## NOTES

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- $V_{dc} \pm 1\%$ .
- Each ECL 10K series device has been designed to meet the dc specification after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Voltage levels will shift approximately 4mV with an air flow of 200 linear fpm. Outputs are terminated through a 50 $\Omega$  resistor to -2V.


TEST LOAD CIRCUIT



NOTES



- A. For ac tests, all input and output cables to the scope are equal lengths of 50 $\Omega$  coaxial cable. Wire length should be < 1/4 inch from TP<sub>IN</sub> to input pin and TP<sub>OUT</sub> to output pin. A 50 $\Omega$  termination to ground is located in each scope input. Unused outputs are connected to a 50 $\Omega$  resistor to ground.
- B. Test procedures are shown for only one input or set of input conditions. Other inputs are tested in the same manner.
- C. Normal practice in test fixtures layout should be followed. Lead lengths, particularly to the power supply, should be as short as possible. A 10 $\mu$ F capacitor between V<sub>CC1</sub> and V<sub>CC2</sub> terminals, located as close to the device as possible, is recommended to reduce ringing.

VOLTAGE WAVEFORMS



**PROGRAMMING SPECIFICATIONS** (Testing of these limits may cause programming of device.)  $T_A = +25^\circ\text{C}$ 

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
$V_{EE}$ $V_{CC1p}$ $V_{CC1v}$	Power supply voltage Program/verify To program To verify	-5.46 5.7	-5.2 6.0 0	-4.94 6.3	V
$I_{EEP}$ $I_{CC1p}$	Programming supply current  $V_{EE} = -5.2\text{V}$ $V_{CC1} = 6.0\text{V}$	300 150			mA
$V_{IH}$ $V_{IL}$	Input voltage High Low	-0.90 -2.0	-0.75 -1.80	-0.60 -1.60	V
$V_{OUT}$ $V_{VOUT}$	Output voltage Programming Verify 1 Verify 0	1.50 -1.0	1.70	1.90 -1.50	V
$t_P$ $t_D$ $T_{PR}$ $T_{PS}$	Output programming pulse width Pulse sequence delay Programming time Programming pause	.25 100 6		.5 6	ms $\mu\text{s}$ sec sec
		$V_{CC1} = +6\text{V}$ $V_{CC2} = V_{EE} = 0\text{V}$			

**TYPICAL PROGRAMMING SEQUENCE****TYPICAL FUSING PATH****PROGRAMMING PROCEDURE**

The 10149 is shipped with all bits at logical low. To write logical high, proceed as follows:

1. Terminate all device outputs with  $7.5\text{k}\Omega$  to  $-5.2\text{V}$ .
2. Connect  $V_{EE}$  (pin 8) to  $-5.2\text{V} \pm 5\%$  and  $V_{CC2}$  (pin 16) to GND (0V).
3. Address the desired location by applying a voltage of  $-0.75 \pm .15\text{V}$  for a high and a voltage of  $-1.80 \pm .20\text{V}$  for a low at the address inputs.
4. Apply  $+6.0\text{V} \pm 5\%$  to  $V_{CC1}$  (pin 1).
5. Allow a minimum delay of  $100\mu\text{s}$  and apply a voltage of  $+1.7\text{V} \pm 0.2\text{V}$  to the output to be programmed. Program one output at a time.
6. Hold the output programming voltage for 0.25 to 0.5ms, and then disconnect the voltage source from the programmed output.
7. Allow a minimum delay of  $100\mu\text{s}$  and then reduce  $V_{CC1}$  to GND (0V) to verify programmed output.
8. Repeat steps 4 through 7 to program other bits of the word.
9. Change the address and repeat steps 4 through 8 until the entire bit pattern is programmed into your custom 10149.
10. Verify complete truth table.